From: Stephen Warren <swarren@wwwdotorg.org>
To: Laxman Dewangan <ldewangan@nvidia.com>
Cc: "linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"linux-tegra@vger.kernel.org" <linux-tegra@vger.kernel.org>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
Peter De Schrijver <pdeschrijver@nvidia.com>
Subject: Re: [PATCH V2 4/5] ARM: DT: tegra114: add KBC controller DT entry
Date: Mon, 11 Mar 2013 12:47:37 -0600 [thread overview]
Message-ID: <513E26C9.4080706@wwwdotorg.org> (raw)
In-Reply-To: <513E1B7E.8090203@nvidia.com>
On 03/11/2013 11:59 AM, Laxman Dewangan wrote:
> On Monday 11 March 2013 11:13 PM, Stephen Warren wrote:
>> On 03/09/2013 11:11 AM, Laxman Dewangan wrote:
>>> NVIDIA's Tegra114 SoCs have the matrix keyboard controller which
>>> supports 11x8 type of matrix. The number of rows and columns
>>> are configurable.
>>>
>>> Add DT entry for KBC controller with compatibility as
>>> "nvidia,tegra114-kbc",
>>> "nvidia,tegra20-kbc".
>> I thought the HW really wasn't compatible with Tegra20 due to the
>> reduced number of rows/columns/pins supported?
>
> Hw controller is really compatible. Only thing is that there is no
> physical pins on SoC for KBC-ROW11 to KBC-ROW15.
> Because, there is no physical pins for ROW11 to ROW15, we asked to
> remove programming/reference this rows from TRM of T114 to consistent
> with SoCs.
I think that makes the HW incompatible. If you only have knowledge of
Tegra20/30, you can assume that there are more rows/pins/columns than
there actually are. Applying those same validation restrictions on
Tegra114 will yield validation that isn't strict enough; invalid values
could be accepted.
WARNING: multiple messages have this Message-ID (diff)
From: swarren@wwwdotorg.org (Stephen Warren)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH V2 4/5] ARM: DT: tegra114: add KBC controller DT entry
Date: Mon, 11 Mar 2013 12:47:37 -0600 [thread overview]
Message-ID: <513E26C9.4080706@wwwdotorg.org> (raw)
In-Reply-To: <513E1B7E.8090203@nvidia.com>
On 03/11/2013 11:59 AM, Laxman Dewangan wrote:
> On Monday 11 March 2013 11:13 PM, Stephen Warren wrote:
>> On 03/09/2013 11:11 AM, Laxman Dewangan wrote:
>>> NVIDIA's Tegra114 SoCs have the matrix keyboard controller which
>>> supports 11x8 type of matrix. The number of rows and columns
>>> are configurable.
>>>
>>> Add DT entry for KBC controller with compatibility as
>>> "nvidia,tegra114-kbc",
>>> "nvidia,tegra20-kbc".
>> I thought the HW really wasn't compatible with Tegra20 due to the
>> reduced number of rows/columns/pins supported?
>
> Hw controller is really compatible. Only thing is that there is no
> physical pins on SoC for KBC-ROW11 to KBC-ROW15.
> Because, there is no physical pins for ROW11 to ROW15, we asked to
> remove programming/reference this rows from TRM of T114 to consistent
> with SoCs.
I think that makes the HW incompatible. If you only have knowledge of
Tegra20/30, you can assume that there are more rows/pins/columns than
there actually are. Applying those same validation restrictions on
Tegra114 will yield validation that isn't strict enough; invalid values
could be accepted.
next prev parent reply other threads:[~2013-03-11 18:47 UTC|newest]
Thread overview: 55+ messages / expand[flat|nested] mbox.gz Atom feed top
2013-03-09 18:11 [PATCH V2 0/5] ARM: DT: tegra114: Add DT entry for different controller Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-09 18:11 ` [PATCH V2 1/5] ARM: DT: tegra114: add APB DMA controller DT entry Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-10 22:37 ` Thierry Reding
2013-03-10 22:37 ` Thierry Reding
2013-03-09 18:11 ` [PATCH V2 2/5] ARM: DT: tegra114: Add i2c " Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
[not found] ` <1362852678-13421-3-git-send-email-ldewangan-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-03-10 22:39 ` Thierry Reding
2013-03-10 22:39 ` Thierry Reding
2013-03-10 22:39 ` Thierry Reding
[not found] ` <20130310223936.GF4743-RM9K5IK7kjIQXX3q8xo1gnVAuStQJXxyR5q1nwbD4aMs9pC9oP6+/A@public.gmane.org>
2013-03-11 17:35 ` Stephen Warren
2013-03-11 17:35 ` Stephen Warren
2013-03-11 17:35 ` Stephen Warren
2013-03-11 17:41 ` Stephen Warren
2013-03-11 17:41 ` Stephen Warren
[not found] ` <1362852678-13421-1-git-send-email-ldewangan-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-03-09 18:11 ` [PATCH V2 3/5] ARM: DT: tegra114:add aliases and DMA requestor for serial controller Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
[not found] ` <1362852678-13421-4-git-send-email-ldewangan-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-03-10 22:42 ` Thierry Reding
2013-03-10 22:42 ` Thierry Reding
2013-03-10 22:42 ` Thierry Reding
[not found] ` <20130310224219.GG4743-RM9K5IK7kjIQXX3q8xo1gnVAuStQJXxyR5q1nwbD4aMs9pC9oP6+/A@public.gmane.org>
2013-03-11 17:42 ` Stephen Warren
2013-03-11 17:42 ` Stephen Warren
2013-03-11 17:42 ` Stephen Warren
2013-03-11 17:38 ` Stephen Warren
2013-03-11 17:38 ` Stephen Warren
2013-03-09 18:11 ` [PATCH V2 4/5] ARM: DT: tegra114: add KBC controller DT entry Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-11 17:43 ` Stephen Warren
2013-03-11 17:43 ` Stephen Warren
[not found] ` <513E17C1.1070305-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2013-03-11 17:59 ` Laxman Dewangan
2013-03-11 17:59 ` Laxman Dewangan
2013-03-11 17:59 ` Laxman Dewangan
2013-03-11 18:47 ` Stephen Warren [this message]
2013-03-11 18:47 ` Stephen Warren
2013-03-11 22:15 ` [PATCH V2 0/5] ARM: DT: tegra114: Add DT entry for different controller Stephen Warren
2013-03-11 22:15 ` Stephen Warren
2013-03-11 22:15 ` Stephen Warren
[not found] ` <513E5771.9000408-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2013-03-12 10:11 ` Laxman Dewangan
2013-03-12 10:11 ` Laxman Dewangan
2013-03-12 10:11 ` Laxman Dewangan
[not found] ` <513EFF36.50107-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-03-12 18:31 ` Stephen Warren
2013-03-12 18:31 ` Stephen Warren
2013-03-12 18:31 ` Stephen Warren
2013-03-09 18:11 ` [PATCH V2 5/5] ARM: DT: tegra114: Add spi controller DT entry Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
2013-03-09 18:11 ` Laxman Dewangan
[not found] ` <1362852678-13421-6-git-send-email-ldewangan-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
2013-03-10 22:51 ` Thierry Reding
2013-03-10 22:51 ` Thierry Reding
2013-03-10 22:51 ` Thierry Reding
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=513E26C9.4080706@wwwdotorg.org \
--to=swarren@wwwdotorg.org \
--cc=ldewangan@nvidia.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=pdeschrijver@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.