All of lore.kernel.org
 help / color / mirror / Atom feed
From: gregory.clement@free-electrons.com (Gregory CLEMENT)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 2/9] arm: mvebu: Align the internal registers virtual base to support LPAE
Date: Fri, 05 Apr 2013 23:13:58 +0200	[thread overview]
Message-ID: <515F3E96.4040307@free-electrons.com> (raw)
In-Reply-To: <201304052250.28641.arnd@arndb.de>

On 04/05/2013 10:50 PM, Arnd Bergmann wrote:
> On Friday 05 April 2013, Gregory CLEMENT wrote:
>> From: Lior Amsalem <alior@marvell.com>
>>
>> In order to be able to support he LPAE, the internal registers virtual
>> base must be aligned to 2MB.
>>
>> Signed-off-by: Lior Amsalem <alior@marvell.com>
>> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
> 
> This is a surprising limitation. Can you extend the above text to go into more
> detail where that alignment requirement comes from?
> 

The explanation I had was that in LPAE section size is 2MB, in earlyprintk we map
the internal registers and it must be section aligned.

> 	Arnd
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel at lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
> 


-- 
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com

WARNING: multiple messages have this Message-ID (diff)
From: Gregory CLEMENT <gregory.clement@free-electrons.com>
To: Arnd Bergmann <arnd@arndb.de>
Cc: Lior Amsalem <alior@marvell.com>, Andrew Lunn <andrew@lunn.ch>,
	Ike Pan <ike.pan@canonical.com>,
	Grant Likely <grant.likely@secretlab.ca>,
	David Marlin <dmarlin@redhat.com>,
	Yehuda Yitschak <yehuday@marvell.com>,
	Tawfik Bayouk <tawfik@marvell.com>,
	Dan Frazier <dann.frazier@canonical.com>,
	Eran Ben-Avi <benavi@marvell.com>,
	Ezequiel Garcia <ezequiel.garcia@free-electrons.com>,
	Leif Lindholm <leif.lindholm@arm.com>,
	Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>,
	Jason Cooper <jason@lakedaemon.net>,
	Nadav Haklai <nadavh@marvell.com>, Jon Masters <jcm@redhat.com>,
	devicetree-discuss@lists.ozlabs.org,
	Rob Herring <rob.herring@calxeda.com>,
	linux-arm-kernel@lists.infradead.org,
	Thomas Petazzoni <thomas.petazzoni@free-electrons.com>,
	Chris Van Hoof <vanhoof@canonical.com>,
	Nicolas Pitre <nico@fluxnic.net>,
	linux-kernel@vger.kernel.org, Maen Suleiman <maen@marvell.com>
Subject: Re: [PATCH v2 2/9] arm: mvebu: Align the internal registers virtual base to support LPAE
Date: Fri, 05 Apr 2013 23:13:58 +0200	[thread overview]
Message-ID: <515F3E96.4040307@free-electrons.com> (raw)
In-Reply-To: <201304052250.28641.arnd@arndb.de>

On 04/05/2013 10:50 PM, Arnd Bergmann wrote:
> On Friday 05 April 2013, Gregory CLEMENT wrote:
>> From: Lior Amsalem <alior@marvell.com>
>>
>> In order to be able to support he LPAE, the internal registers virtual
>> base must be aligned to 2MB.
>>
>> Signed-off-by: Lior Amsalem <alior@marvell.com>
>> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
> 
> This is a surprising limitation. Can you extend the above text to go into more
> detail where that alignment requirement comes from?
> 

The explanation I had was that in LPAE section size is 2MB, in earlyprintk we map
the internal registers and it must be section aligned.

> 	Arnd
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
> 


-- 
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com

WARNING: multiple messages have this Message-ID (diff)
From: Gregory CLEMENT <gregory.clement@free-electrons.com>
To: Arnd Bergmann <arnd@arndb.de>
Cc: Lior Amsalem <alior@marvell.com>, Andrew Lunn <andrew@lunn.ch>,
	Ike Pan <ike.pan@canonical.com>,
	Grant Likely <grant.likely@secretlab.ca>,
	David Marlin <dmarlin@redhat.com>,
	Yehuda Yitschak <yehuday@marvell.com>,
	Tawfik Bayouk <tawfik@marvell.com>,
	Dan Frazier <dann.frazier@canonical.com>,
	Eran Ben-Avi <benavi@marvell.com>,
	Ezequiel Garcia <ezequiel.garcia@free-electrons.com>,
	Leif Lindholm <leif.lindholm@arm.com>,
	Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>,
	Jason Cooper <jason@lakedaemon.net>,
	Nadav Haklai <nadavh@marvell.com>, Jon Masters <jcm@redhat.com>,
	devicetree-discuss@lists.ozlabs.org,
	Rob Herring <rob.herring@calxeda.com>,
	linux-arm-kernel@lists.infradead.org,
	Thomas Petazzoni <thomas.petazzoni@free-electrons.com>,
	Chris Van Hoof <vanhoof@canonical.com>,
	Nicolas Pitre <nico@fluxnic.net>,
	linux-kernel@vger.kernel.org, Maen Suleiman <maen@marvell.com>,
	Shadi Ammouri <shadi@marvell.com>,
	Olof Johansson <olof@lixom.net>
Subject: Re: [PATCH v2 2/9] arm: mvebu: Align the internal registers virtual base to support LPAE
Date: Fri, 05 Apr 2013 23:13:58 +0200	[thread overview]
Message-ID: <515F3E96.4040307@free-electrons.com> (raw)
In-Reply-To: <201304052250.28641.arnd@arndb.de>

On 04/05/2013 10:50 PM, Arnd Bergmann wrote:
> On Friday 05 April 2013, Gregory CLEMENT wrote:
>> From: Lior Amsalem <alior@marvell.com>
>>
>> In order to be able to support he LPAE, the internal registers virtual
>> base must be aligned to 2MB.
>>
>> Signed-off-by: Lior Amsalem <alior@marvell.com>
>> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
> 
> This is a surprising limitation. Can you extend the above text to go into more
> detail where that alignment requirement comes from?
> 

The explanation I had was that in LPAE section size is 2MB, in earlyprintk we map
the internal registers and it must be section aligned.

> 	Arnd
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
> 


-- 
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com

  reply	other threads:[~2013-04-05 21:13 UTC|newest]

Thread overview: 60+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-04-05 20:23 [PATCH v2 0/9] rm: mvebu: Enable LPAE support for Armada XP SoCs Gregory CLEMENT
2013-04-05 20:23 ` Gregory CLEMENT
2013-04-05 20:23 ` Gregory CLEMENT
2013-04-05 20:23 ` [PATCH v2 1/9] arm: mvebu: Limit the DMA zone when LPAE is selected Gregory CLEMENT
2013-04-05 20:23   ` Gregory CLEMENT
2013-04-05 20:23   ` Gregory CLEMENT
2013-04-05 20:41   ` Arnd Bergmann
2013-04-05 20:41     ` Arnd Bergmann
2013-04-05 20:41     ` Arnd Bergmann
2013-04-05 20:59     ` Gregory CLEMENT
2013-04-05 20:59       ` Gregory CLEMENT
2013-04-05 20:59       ` Gregory CLEMENT
2013-04-05 20:23 ` [PATCH v2 2/9] arm: mvebu: Align the internal registers virtual base to support LPAE Gregory CLEMENT
2013-04-05 20:23   ` Gregory CLEMENT
2013-04-05 20:23   ` Gregory CLEMENT
2013-04-05 20:50   ` Arnd Bergmann
2013-04-05 20:50     ` Arnd Bergmann
2013-04-05 20:50     ` Arnd Bergmann
2013-04-05 21:13     ` Gregory CLEMENT [this message]
2013-04-05 21:13       ` Gregory CLEMENT
2013-04-05 21:13       ` Gregory CLEMENT
2013-04-06  8:31       ` Arnd Bergmann
2013-04-06  8:31         ` Arnd Bergmann
2013-04-06  8:31         ` Arnd Bergmann
2013-04-05 20:23 ` [PATCH v2 3/9] arm: mvebu: Enable pj4b on LPAE compilations Gregory CLEMENT
2013-04-05 20:23   ` Gregory CLEMENT
2013-04-05 20:23   ` Gregory CLEMENT
2013-04-05 20:23 ` [PATCH v2 4/9] arm: dts: Add a 64 bits version of the skeleton device tree Gregory CLEMENT
2013-04-05 20:23   ` Gregory CLEMENT
2013-04-05 20:23   ` Gregory CLEMENT
2013-04-05 20:24 ` [PATCH v2 5/9] arm: dts: mvebu: move all peripherals inside soc Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:24 ` [PATCH v2 6/9] arm: dts: mvebu: Convert all the mvebu files to use the range property Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:24 ` [PATCH v2 7/9] arm: dts: mvebu: introduce internal-regs node Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:43   ` Arnd Bergmann
2013-04-05 20:43     ` Arnd Bergmann
2013-04-05 20:43     ` Arnd Bergmann
2013-04-05 20:48     ` Gregory CLEMENT
2013-04-05 20:48       ` Gregory CLEMENT
2013-04-05 20:48       ` Gregory CLEMENT
2013-04-05 20:24 ` [PATCH v2 8/9] arm: dts: mvebu: fix cpus section indentation Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:45   ` Arnd Bergmann
2013-04-05 20:45     ` Arnd Bergmann
2013-04-05 20:45     ` Arnd Bergmann
2013-04-05 20:24 ` [PATCH v2 9/9] arm: dts: mvebu: Convert mvebu device tree files to 64 bits Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:24   ` Gregory CLEMENT
2013-04-05 20:46 ` [PATCH v2 0/9] rm: mvebu: Enable LPAE support for Armada XP SoCs Arnd Bergmann
2013-04-05 20:46   ` Arnd Bergmann
2013-04-05 20:46   ` Arnd Bergmann
2013-04-05 21:10   ` Gregory CLEMENT
2013-04-05 21:10     ` Gregory CLEMENT
2013-04-05 21:10     ` Gregory CLEMENT

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=515F3E96.4040307@free-electrons.com \
    --to=gregory.clement@free-electrons.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.