From: Kishon Vijay Abraham I <kishon@ti.com>
To: Ajay Khandelwal <ajay.khandelwal@st.com>
Cc: "jg1.han@samsung.com" <jg1.han@samsung.com>,
Mohit KUMAR DCG <Mohit.KUMAR@st.com>,
Bjorn Helgaas <bhelgaas@google.com>,
spear-devel <spear-devel@list.st.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>
Subject: Re: [PATCH 2/2] PCI:designware:Fix iATU programming for cfg1, io and mem viewport
Date: Wed, 26 Feb 2014 13:17:27 +0530 [thread overview]
Message-ID: <530D9C0F.30200@ti.com> (raw)
In-Reply-To: <530D8A40.2070707@st.com>
On Wednesday 26 February 2014 12:01 PM, Ajay Khandelwal wrote:
> Hi Kishon,
>
> On 2/21/2014 10:58 AM, Kishon Vijay Abraham I wrote:
>> Thanks for the patch. I have just burnt my PCIE-to-PCI bridge card :-s Will
>> test this once I get a new card.
>
> were you able to solve issue in PCIE-to-PCI bridge.
oh yes. I was giving the total configuration space as 4k (2k for cfg0 and 2k
for cfg1). But there was some problem when I write 0x800 to
PCIE_ATU_LOWER_BASE. If I read back PCIE_ATU_LOWER_BASE after writing 0x800, it
has 0x0.
So I increased the configuration space to 8k (4k for cfg0 and 4k for cfg1).
With this I write 0x1000 to PCIE_ATU_LOWER_BASE and able to enumerate devices
behind a PCIE-to-PCI bridge.
>
> On SPEAr I see issues with PCIe to PCI bridge and PCIe to PCIe switch.
>
> Imprecise external abort is generated, providing hook for abort(similar
> to imx6) solves this.
But this issue seems to be different :-s
Thanks
Kishon
next prev parent reply other threads:[~2014-02-26 7:47 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-02-21 1:31 [PATCH 2/2] PCI:designware:Fix iATU programming for cfg1, io and mem viewport Jingoo Han
2014-02-21 5:28 ` Kishon Vijay Abraham I
2014-02-26 6:31 ` Ajay Khandelwal
2014-02-26 7:47 ` Kishon Vijay Abraham I [this message]
2014-02-26 10:52 ` Pratyush Anand
2014-02-27 1:18 ` Jingoo Han
2014-02-27 1:37 ` Jingoo Han
2014-02-27 4:10 ` Pratyush Anand
-- strict thread matches above, loose matches on Subject: below --
2014-02-20 5:22 [PATCH 1/2] PCI:designware:Fix comment for setting number of lanes Mohit Kumar
2014-02-20 5:22 ` [PATCH 2/2] PCI:designware:Fix iATU programming for cfg1, io and mem viewport Mohit Kumar
2014-02-20 6:45 ` Mohit KUMAR DCG
2014-02-20 11:38 ` Kishon Vijay Abraham I
2014-02-20 11:58 ` Mohit KUMAR DCG
2014-02-20 12:13 ` Kishon Vijay Abraham I
2014-02-20 13:33 ` Mohit KUMAR DCG
2014-02-21 3:54 ` Pratyush Anand
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=530D9C0F.30200@ti.com \
--to=kishon@ti.com \
--cc=Mohit.KUMAR@st.com \
--cc=ajay.khandelwal@st.com \
--cc=bhelgaas@google.com \
--cc=jg1.han@samsung.com \
--cc=linux-pci@vger.kernel.org \
--cc=spear-devel@list.st.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.