From: lauraa@codeaurora.org (Laura Abbott)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v4] ARM: mm: fix reporting of read-only PMD bits
Date: Mon, 31 Mar 2014 11:12:33 -0700 [thread overview]
Message-ID: <5339B011.7070006@codeaurora.org> (raw)
In-Reply-To: <CAGXu5j+GokV1MKv4Otb0AGt4Xvm8WXMLaOvGUUX+BJpo7Myg9g@mail.gmail.com>
On 3/28/2014 11:45 AM, Kees Cook wrote:
> On Sat, Mar 22, 2014 at 9:20 PM, Kees Cook <keescook@chromium.org> wrote:
>> On non-LPAE ARMv6+, read-only PMD bits are defined with the combination
>> "PMD_SECT_APX | PMD_SECT_AP_WRITE". Adjusted the bit masks to correctly
>> report this.
>>
>> Signed-off-by: Kees Cook <keescook@chromium.org>
>> ---
>> v4:
>> - clean up defines for CPU versions; Rob Herring.
>> v3:
>> - check for pre-v6 CPUs on the page table report.
>> v2:
>> - reorder bits, suggested by Olof.
>
> Can anyone give this a test or ack? I've done build tests for all CPU
> combinations, and runtime tests on v6 and LPAE.
>
> Thanks!
>
> -Kees
>
You are welcome to add
Tested-by: Laura Abbott <lauraa@codeaurora.org>
Laura
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation
WARNING: multiple messages have this Message-ID (diff)
From: Laura Abbott <lauraa@codeaurora.org>
To: Kees Cook <keescook@google.com>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>
Cc: Russell King <linux@arm.linux.org.uk>,
Rob Herring <robherring2@gmail.com>,
Olof Johansson <olof@lixom.net>,
Catalin Marinas <catalin.marinas@arm.com>,
Steve Capper <steve.capper@linaro.org>,
LKML <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v4] ARM: mm: fix reporting of read-only PMD bits
Date: Mon, 31 Mar 2014 11:12:33 -0700 [thread overview]
Message-ID: <5339B011.7070006@codeaurora.org> (raw)
In-Reply-To: <CAGXu5j+GokV1MKv4Otb0AGt4Xvm8WXMLaOvGUUX+BJpo7Myg9g@mail.gmail.com>
On 3/28/2014 11:45 AM, Kees Cook wrote:
> On Sat, Mar 22, 2014 at 9:20 PM, Kees Cook <keescook@chromium.org> wrote:
>> On non-LPAE ARMv6+, read-only PMD bits are defined with the combination
>> "PMD_SECT_APX | PMD_SECT_AP_WRITE". Adjusted the bit masks to correctly
>> report this.
>>
>> Signed-off-by: Kees Cook <keescook@chromium.org>
>> ---
>> v4:
>> - clean up defines for CPU versions; Rob Herring.
>> v3:
>> - check for pre-v6 CPUs on the page table report.
>> v2:
>> - reorder bits, suggested by Olof.
>
> Can anyone give this a test or ack? I've done build tests for all CPU
> combinations, and runtime tests on v6 and LPAE.
>
> Thanks!
>
> -Kees
>
You are welcome to add
Tested-by: Laura Abbott <lauraa@codeaurora.org>
Laura
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation
next prev parent reply other threads:[~2014-03-31 18:12 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-03-23 4:20 [PATCH v4] ARM: mm: fix reporting of read-only PMD bits Kees Cook
2014-03-23 4:20 ` Kees Cook
2014-03-28 18:45 ` Kees Cook
2014-03-28 18:45 ` Kees Cook
2014-03-31 18:12 ` Laura Abbott [this message]
2014-03-31 18:12 ` Laura Abbott
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5339B011.7070006@codeaurora.org \
--to=lauraa@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.