From: Mugunthan V N <mugunthanvnm@ti.com>
To: George Cherian <george.cherian@ti.com>,
netdev@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-omap@vger.kernel.org
Cc: davem@davemloft.net, richardcochran@gmail.com,
jeffrey.t.kirsher@intel.com, dborkman@redhat.com,
ast@plumgrid.com, tklauser@distanz.ch, mpa@pengutronix.de,
bhutchings@solarflare.com, zonque@gmail.com, balbi@ti.com,
t-kristo@ti.com, mturquette@linaro.org, linux@arm.linux.org.uk,
galak@codeaurora.org, ijc+devicetree@hellion.org.uk,
mark.rutland@arm.com, pawel.moll@arm.com, robh+dt@kernel.org,
tony@atomide.com, bcousson@baylibre.com
Subject: Re: [PATCH v2 0/6] Add CPTS support for AM437x
Date: Mon, 5 May 2014 19:52:24 +0530 [thread overview]
Message-ID: <53679EA0.3050606@ti.com> (raw)
In-Reply-To: <1399012324-20737-1-git-send-email-george.cherian@ti.com>
On Friday 02 May 2014 12:01 PM, George Cherian wrote:
> The series adds CPTS support for AM4372.
>
> Patch 1 - DT changes w.r.t clock changes for AM33xx.
> Patch 2 - CPTS clock name harcoding in the driver is removed.
> Easier to pass the clock name from dt rather than hardcoding in driver.
> Also in prepration for DRA7x CPTS support.
> Patch 3 - Enable the CPTS support for both DRA7x and AM4372 in the driver.
> Patch 4 - Enable the Annexe F for L2 PTP for AM437x and DRA7x.
> Patch 5 - Change the default clocksource to dpll_core_m5
> Patch 6 - DT changes for AM4372.
>
>
> v1 -> v2
> Patch 1 and 2 Re-ordering.
> Seperate TS_BITS define for Hw version V2 and V3
>
> George Cherian (6):
> ARM: dts: am33xx: Add clock names for cpsw and cpts
> drivers: net: cpts: Remove hardcoded clock name for CPTS
> drivers: net: cpsw: Enable CPTS for DRA7xx and AM4372
> drivers: net: cpsw: Enable Annexe F Time sync
> ARM: AM43xx: clk: Change the cpts ref clock source to dpll_core_m5 clk
> ARM: dts: am4372: Add clock names for cpsw and cpts
>
> arch/arm/boot/dts/am33xx.dtsi | 2 ++
> arch/arm/boot/dts/am4372.dtsi | 2 ++
> drivers/clk/ti/clk-43xx.c | 16 ++++++++++++
> drivers/net/ethernet/ti/cpsw.c | 56 +++++++++++++++++++++++++++++++-----------
> drivers/net/ethernet/ti/cpts.c | 11 +++------
> 5 files changed, 66 insertions(+), 21 deletions(-)
>
Acked-by: Mugunthan V N <mugunthanvnm@ti.com>
Regards
Mugunthan V N
WARNING: multiple messages have this Message-ID (diff)
From: mugunthanvnm@ti.com (Mugunthan V N)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 0/6] Add CPTS support for AM437x
Date: Mon, 5 May 2014 19:52:24 +0530 [thread overview]
Message-ID: <53679EA0.3050606@ti.com> (raw)
In-Reply-To: <1399012324-20737-1-git-send-email-george.cherian@ti.com>
On Friday 02 May 2014 12:01 PM, George Cherian wrote:
> The series adds CPTS support for AM4372.
>
> Patch 1 - DT changes w.r.t clock changes for AM33xx.
> Patch 2 - CPTS clock name harcoding in the driver is removed.
> Easier to pass the clock name from dt rather than hardcoding in driver.
> Also in prepration for DRA7x CPTS support.
> Patch 3 - Enable the CPTS support for both DRA7x and AM4372 in the driver.
> Patch 4 - Enable the Annexe F for L2 PTP for AM437x and DRA7x.
> Patch 5 - Change the default clocksource to dpll_core_m5
> Patch 6 - DT changes for AM4372.
>
>
> v1 -> v2
> Patch 1 and 2 Re-ordering.
> Seperate TS_BITS define for Hw version V2 and V3
>
> George Cherian (6):
> ARM: dts: am33xx: Add clock names for cpsw and cpts
> drivers: net: cpts: Remove hardcoded clock name for CPTS
> drivers: net: cpsw: Enable CPTS for DRA7xx and AM4372
> drivers: net: cpsw: Enable Annexe F Time sync
> ARM: AM43xx: clk: Change the cpts ref clock source to dpll_core_m5 clk
> ARM: dts: am4372: Add clock names for cpsw and cpts
>
> arch/arm/boot/dts/am33xx.dtsi | 2 ++
> arch/arm/boot/dts/am4372.dtsi | 2 ++
> drivers/clk/ti/clk-43xx.c | 16 ++++++++++++
> drivers/net/ethernet/ti/cpsw.c | 56 +++++++++++++++++++++++++++++++-----------
> drivers/net/ethernet/ti/cpts.c | 11 +++------
> 5 files changed, 66 insertions(+), 21 deletions(-)
>
Acked-by: Mugunthan V N <mugunthanvnm@ti.com>
Regards
Mugunthan V N
WARNING: multiple messages have this Message-ID (diff)
From: Mugunthan V N <mugunthanvnm@ti.com>
To: George Cherian <george.cherian@ti.com>, <netdev@vger.kernel.org>,
<linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>, <linux-omap@vger.kernel.org>
Cc: <davem@davemloft.net>, <richardcochran@gmail.com>,
<jeffrey.t.kirsher@intel.com>, <dborkman@redhat.com>,
<ast@plumgrid.com>, <tklauser@distanz.ch>, <mpa@pengutronix.de>,
<bhutchings@solarflare.com>, <zonque@gmail.com>, <balbi@ti.com>,
<t-kristo@ti.com>, <mturquette@linaro.org>,
<linux@arm.linux.org.uk>, <galak@codeaurora.org>,
<ijc+devicetree@hellion.org.uk>, <mark.rutland@arm.com>,
<pawel.moll@arm.com>, <robh+dt@kernel.org>, <tony@atomide.com>,
<bcousson@baylibre.com>
Subject: Re: [PATCH v2 0/6] Add CPTS support for AM437x
Date: Mon, 5 May 2014 19:52:24 +0530 [thread overview]
Message-ID: <53679EA0.3050606@ti.com> (raw)
In-Reply-To: <1399012324-20737-1-git-send-email-george.cherian@ti.com>
On Friday 02 May 2014 12:01 PM, George Cherian wrote:
> The series adds CPTS support for AM4372.
>
> Patch 1 - DT changes w.r.t clock changes for AM33xx.
> Patch 2 - CPTS clock name harcoding in the driver is removed.
> Easier to pass the clock name from dt rather than hardcoding in driver.
> Also in prepration for DRA7x CPTS support.
> Patch 3 - Enable the CPTS support for both DRA7x and AM4372 in the driver.
> Patch 4 - Enable the Annexe F for L2 PTP for AM437x and DRA7x.
> Patch 5 - Change the default clocksource to dpll_core_m5
> Patch 6 - DT changes for AM4372.
>
>
> v1 -> v2
> Patch 1 and 2 Re-ordering.
> Seperate TS_BITS define for Hw version V2 and V3
>
> George Cherian (6):
> ARM: dts: am33xx: Add clock names for cpsw and cpts
> drivers: net: cpts: Remove hardcoded clock name for CPTS
> drivers: net: cpsw: Enable CPTS for DRA7xx and AM4372
> drivers: net: cpsw: Enable Annexe F Time sync
> ARM: AM43xx: clk: Change the cpts ref clock source to dpll_core_m5 clk
> ARM: dts: am4372: Add clock names for cpsw and cpts
>
> arch/arm/boot/dts/am33xx.dtsi | 2 ++
> arch/arm/boot/dts/am4372.dtsi | 2 ++
> drivers/clk/ti/clk-43xx.c | 16 ++++++++++++
> drivers/net/ethernet/ti/cpsw.c | 56 +++++++++++++++++++++++++++++++-----------
> drivers/net/ethernet/ti/cpts.c | 11 +++------
> 5 files changed, 66 insertions(+), 21 deletions(-)
>
Acked-by: Mugunthan V N <mugunthanvnm@ti.com>
Regards
Mugunthan V N
next prev parent reply other threads:[~2014-05-05 14:22 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-05-02 6:31 [PATCH v2 0/6] Add CPTS support for AM437x George Cherian
2014-05-02 6:31 ` George Cherian
2014-05-02 6:31 ` George Cherian
2014-05-02 6:31 ` George Cherian
2014-05-02 6:31 ` [PATCH v2 1/6] ARM: dts: am33xx: Add clock names for cpsw and cpts George Cherian
2014-05-02 6:31 ` George Cherian
2014-05-02 6:31 ` George Cherian
2014-05-02 6:31 ` George Cherian
2014-05-02 6:32 ` [PATCH v2 2/6] drivers: net: cpts: Remove hardcoded clock name for CPTS George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` [PATCH v2 3/6] drivers: net: cpsw: Enable CPTS for DRA7xx and AM4372 George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` [PATCH v2 4/6] drivers: net: cpsw: Enable Annexe F Time sync George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` [PATCH v2 5/6] ARM: AM43xx: clk: Change the cpts ref clock source to dpll_core_m5 clk George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` George Cherian
[not found] ` <1399012324-20737-6-git-send-email-george.cherian-l0cyMroinI0@public.gmane.org>
2014-05-05 12:22 ` Tero Kristo
2014-05-05 12:22 ` Tero Kristo
2014-05-05 12:22 ` Tero Kristo
2014-05-05 12:22 ` Tero Kristo
2014-05-02 6:32 ` [PATCH v2 6/6] ARM: dts: am4372: Add clock names for cpsw and cpts George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-02 6:32 ` George Cherian
2014-05-04 16:24 ` [PATCH v2 0/6] Add CPTS support for AM437x Richard Cochran
2014-05-04 16:24 ` Richard Cochran
2014-05-05 14:22 ` Mugunthan V N [this message]
2014-05-05 14:22 ` Mugunthan V N
2014-05-05 14:22 ` Mugunthan V N
2014-05-05 17:19 ` David Miller
2014-05-05 17:19 ` David Miller
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=53679EA0.3050606@ti.com \
--to=mugunthanvnm@ti.com \
--cc=ast@plumgrid.com \
--cc=balbi@ti.com \
--cc=bcousson@baylibre.com \
--cc=bhutchings@solarflare.com \
--cc=davem@davemloft.net \
--cc=dborkman@redhat.com \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=george.cherian@ti.com \
--cc=ijc+devicetree@hellion.org.uk \
--cc=jeffrey.t.kirsher@intel.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-omap@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=mark.rutland@arm.com \
--cc=mpa@pengutronix.de \
--cc=mturquette@linaro.org \
--cc=netdev@vger.kernel.org \
--cc=pawel.moll@arm.com \
--cc=richardcochran@gmail.com \
--cc=robh+dt@kernel.org \
--cc=t-kristo@ti.com \
--cc=tklauser@distanz.ch \
--cc=tony@atomide.com \
--cc=zonque@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.