From: Nishanth Menon <nm-l0cyMroinI0@public.gmane.org>
To: Tony <tony-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org>
Cc: balbi-l0cyMroinI0@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: Re: [PATCH] ARM: dts: DRA7: Add PMU nodes
Date: Wed, 3 Sep 2014 08:39:08 -0500 [thread overview]
Message-ID: <540719FC.5070803@ti.com> (raw)
In-Reply-To: <1408456440-30171-1-git-send-email-nm-l0cyMroinI0@public.gmane.org>
On 08/19/2014 08:54 AM, Nishanth Menon wrote:
> From: Lucas Weaver <l-weaver-l0cyMroinI0@public.gmane.org>
>
> DRA74x and DRA72x family of processors vary slightly in the number
> of CPUs. So, add different instances of PMU for each of these processor
> groups. Further, since the interrupts bypass crossbar and are directly
> connected to GIC, mark the dts nodes with relevant information.
>
> Tested with perf utility.
>
> Reviewed-by: Felipe Balbi <balbi-l0cyMroinI0@public.gmane.org>
> Signed-off-by: Lucas Weaver <l-weaver-l0cyMroinI0@public.gmane.org>
> Signed-off-by: Nishanth Menon <nm-l0cyMroinI0@public.gmane.org>
> ---
Hi,
Gentle ping..
Regards,
Nishanth Menon
> arch/arm/boot/dts/dra72x.dtsi | 5 +++++
> arch/arm/boot/dts/dra74x.dtsi | 6 ++++++
> 2 files changed, 11 insertions(+)
>
> diff --git a/arch/arm/boot/dts/dra72x.dtsi b/arch/arm/boot/dts/dra72x.dtsi
> index f1ec22f..e5a3d23 100644
> --- a/arch/arm/boot/dts/dra72x.dtsi
> +++ b/arch/arm/boot/dts/dra72x.dtsi
> @@ -22,4 +22,9 @@
> reg = <0>;
> };
> };
> +
> + pmu {
> + compatible = "arm,cortex-a15-pmu";
> + interrupts = <GIC_SPI DIRECT_IRQ(131) IRQ_TYPE_LEVEL_HIGH>;
> + };
> };
> diff --git a/arch/arm/boot/dts/dra74x.dtsi b/arch/arm/boot/dts/dra74x.dtsi
> index a4e8bb9..3be544c 100644
> --- a/arch/arm/boot/dts/dra74x.dtsi
> +++ b/arch/arm/boot/dts/dra74x.dtsi
> @@ -38,4 +38,10 @@
> reg = <1>;
> };
> };
> +
> + pmu {
> + compatible = "arm,cortex-a15-pmu";
> + interrupts = <GIC_SPI DIRECT_IRQ(131) IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI DIRECT_IRQ(132) IRQ_TYPE_LEVEL_HIGH>;
> + };
> };
>
--
Regards,
Nishanth Menon
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: nm@ti.com (Nishanth Menon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] ARM: dts: DRA7: Add PMU nodes
Date: Wed, 3 Sep 2014 08:39:08 -0500 [thread overview]
Message-ID: <540719FC.5070803@ti.com> (raw)
In-Reply-To: <1408456440-30171-1-git-send-email-nm@ti.com>
On 08/19/2014 08:54 AM, Nishanth Menon wrote:
> From: Lucas Weaver <l-weaver@ti.com>
>
> DRA74x and DRA72x family of processors vary slightly in the number
> of CPUs. So, add different instances of PMU for each of these processor
> groups. Further, since the interrupts bypass crossbar and are directly
> connected to GIC, mark the dts nodes with relevant information.
>
> Tested with perf utility.
>
> Reviewed-by: Felipe Balbi <balbi@ti.com>
> Signed-off-by: Lucas Weaver <l-weaver@ti.com>
> Signed-off-by: Nishanth Menon <nm@ti.com>
> ---
Hi,
Gentle ping..
Regards,
Nishanth Menon
> arch/arm/boot/dts/dra72x.dtsi | 5 +++++
> arch/arm/boot/dts/dra74x.dtsi | 6 ++++++
> 2 files changed, 11 insertions(+)
>
> diff --git a/arch/arm/boot/dts/dra72x.dtsi b/arch/arm/boot/dts/dra72x.dtsi
> index f1ec22f..e5a3d23 100644
> --- a/arch/arm/boot/dts/dra72x.dtsi
> +++ b/arch/arm/boot/dts/dra72x.dtsi
> @@ -22,4 +22,9 @@
> reg = <0>;
> };
> };
> +
> + pmu {
> + compatible = "arm,cortex-a15-pmu";
> + interrupts = <GIC_SPI DIRECT_IRQ(131) IRQ_TYPE_LEVEL_HIGH>;
> + };
> };
> diff --git a/arch/arm/boot/dts/dra74x.dtsi b/arch/arm/boot/dts/dra74x.dtsi
> index a4e8bb9..3be544c 100644
> --- a/arch/arm/boot/dts/dra74x.dtsi
> +++ b/arch/arm/boot/dts/dra74x.dtsi
> @@ -38,4 +38,10 @@
> reg = <1>;
> };
> };
> +
> + pmu {
> + compatible = "arm,cortex-a15-pmu";
> + interrupts = <GIC_SPI DIRECT_IRQ(131) IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI DIRECT_IRQ(132) IRQ_TYPE_LEVEL_HIGH>;
> + };
> };
>
--
Regards,
Nishanth Menon
WARNING: multiple messages have this Message-ID (diff)
From: Nishanth Menon <nm@ti.com>
To: Tony <tony@atomide.com>
Cc: <balbi@ti.com>, <devicetree@vger.kernel.org>,
<linux-omap@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH] ARM: dts: DRA7: Add PMU nodes
Date: Wed, 3 Sep 2014 08:39:08 -0500 [thread overview]
Message-ID: <540719FC.5070803@ti.com> (raw)
In-Reply-To: <1408456440-30171-1-git-send-email-nm@ti.com>
On 08/19/2014 08:54 AM, Nishanth Menon wrote:
> From: Lucas Weaver <l-weaver@ti.com>
>
> DRA74x and DRA72x family of processors vary slightly in the number
> of CPUs. So, add different instances of PMU for each of these processor
> groups. Further, since the interrupts bypass crossbar and are directly
> connected to GIC, mark the dts nodes with relevant information.
>
> Tested with perf utility.
>
> Reviewed-by: Felipe Balbi <balbi@ti.com>
> Signed-off-by: Lucas Weaver <l-weaver@ti.com>
> Signed-off-by: Nishanth Menon <nm@ti.com>
> ---
Hi,
Gentle ping..
Regards,
Nishanth Menon
> arch/arm/boot/dts/dra72x.dtsi | 5 +++++
> arch/arm/boot/dts/dra74x.dtsi | 6 ++++++
> 2 files changed, 11 insertions(+)
>
> diff --git a/arch/arm/boot/dts/dra72x.dtsi b/arch/arm/boot/dts/dra72x.dtsi
> index f1ec22f..e5a3d23 100644
> --- a/arch/arm/boot/dts/dra72x.dtsi
> +++ b/arch/arm/boot/dts/dra72x.dtsi
> @@ -22,4 +22,9 @@
> reg = <0>;
> };
> };
> +
> + pmu {
> + compatible = "arm,cortex-a15-pmu";
> + interrupts = <GIC_SPI DIRECT_IRQ(131) IRQ_TYPE_LEVEL_HIGH>;
> + };
> };
> diff --git a/arch/arm/boot/dts/dra74x.dtsi b/arch/arm/boot/dts/dra74x.dtsi
> index a4e8bb9..3be544c 100644
> --- a/arch/arm/boot/dts/dra74x.dtsi
> +++ b/arch/arm/boot/dts/dra74x.dtsi
> @@ -38,4 +38,10 @@
> reg = <1>;
> };
> };
> +
> + pmu {
> + compatible = "arm,cortex-a15-pmu";
> + interrupts = <GIC_SPI DIRECT_IRQ(131) IRQ_TYPE_LEVEL_HIGH>,
> + <GIC_SPI DIRECT_IRQ(132) IRQ_TYPE_LEVEL_HIGH>;
> + };
> };
>
--
Regards,
Nishanth Menon
next prev parent reply other threads:[~2014-09-03 13:39 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-08-19 13:54 [PATCH] ARM: dts: DRA7: Add PMU nodes Nishanth Menon
2014-08-19 13:54 ` Nishanth Menon
2014-08-19 13:54 ` Nishanth Menon
[not found] ` <1408456440-30171-1-git-send-email-nm-l0cyMroinI0@public.gmane.org>
2014-09-03 13:39 ` Nishanth Menon [this message]
2014-09-03 13:39 ` Nishanth Menon
2014-09-03 13:39 ` Nishanth Menon
[not found] ` <540719FC.5070803-l0cyMroinI0@public.gmane.org>
2014-09-17 14:25 ` Nishanth Menon
2014-09-17 14:25 ` Nishanth Menon
2014-09-17 14:25 ` Nishanth Menon
2014-09-18 16:58 ` Tony Lindgren
2014-09-18 16:58 ` Tony Lindgren
2014-09-18 16:58 ` Tony Lindgren
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=540719FC.5070803@ti.com \
--to=nm-l0cymroini0@public.gmane.org \
--cc=balbi-l0cyMroinI0@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=tony-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.