From: nicolas.ferre@atmel.com (Nicolas Ferre)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v4 1/3] ARM: at91: Add Special Function Registers binding documentation
Date: Thu, 18 Dec 2014 14:39:41 +0100 [thread overview]
Message-ID: <5492D91D.1060200@atmel.com> (raw)
In-Reply-To: <1418895952-18186-1-git-send-email-alexandre.belloni@free-electrons.com>
Le 18/12/2014 10:45, Alexandre Belloni a ?crit :
> The special function registers gather some registers that allow to tweak
> features provided by IPs controlled through another register range.
>
> Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com>
> Acked-by: Boris Brezillon <boris.brezillon@free-electrons.com>
It seems okay. For the whole series:
Acked-by: Nicolas Ferre <nicolas.ferre@atmel.com>
And stacked on top of at91-3.20-dt.
But I will modify the size of the reg property to 0x60.
Thanks, bye.
> ---
> Changes in v4:
> - corrected the chip list
>
> Documentation/devicetree/bindings/arm/atmel-at91.txt | 17 +++++++++++++++++
> 1 file changed, 17 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/arm/atmel-at91.txt b/Documentation/devicetree/bindings/arm/atmel-at91.txt
> index 562cda9d86d9..f39e312531f0 100644
> --- a/Documentation/devicetree/bindings/arm/atmel-at91.txt
> +++ b/Documentation/devicetree/bindings/arm/atmel-at91.txt
> @@ -136,3 +136,20 @@ Example:
> compatible = "atmel,at91sam9260-rstc";
> reg = <0xfffffd00 0x10>;
> };
> +
> +Special Function Registers (SFR)
> +
> +Special Function Registers (SFR) manage specific aspects of the integrated
> +memory, bridge implementations, processor and other functionality not controlled
> +elsewhere.
> +
> +required properties:
> +- compatible: Should be "atmel,<chip>-sfr", "syscon".
> + <chip> can be "sama5d3" or "sama5d4".
> +- reg: Should contain registers location and length
> +
> + sfr at f0038000 {
> + compatible = "atmel,sama5d3-sfr", "syscon";
> + reg = <0xf0038000 0x4000>;
> + };
> +
>
--
Nicolas Ferre
WARNING: multiple messages have this Message-ID (diff)
From: Nicolas Ferre <nicolas.ferre@atmel.com>
To: Alexandre Belloni <alexandre.belloni@free-electrons.com>
Cc: Josh Wu <josh.wu@atmel.com>,
Jean-Christophe Plagniol-Villard <plagnioj@jcrosoft.com>,
Boris Brezillon <boris.brezillon@free-electrons.com>,
<linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v4 1/3] ARM: at91: Add Special Function Registers binding documentation
Date: Thu, 18 Dec 2014 14:39:41 +0100 [thread overview]
Message-ID: <5492D91D.1060200@atmel.com> (raw)
In-Reply-To: <1418895952-18186-1-git-send-email-alexandre.belloni@free-electrons.com>
Le 18/12/2014 10:45, Alexandre Belloni a écrit :
> The special function registers gather some registers that allow to tweak
> features provided by IPs controlled through another register range.
>
> Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com>
> Acked-by: Boris Brezillon <boris.brezillon@free-electrons.com>
It seems okay. For the whole series:
Acked-by: Nicolas Ferre <nicolas.ferre@atmel.com>
And stacked on top of at91-3.20-dt.
But I will modify the size of the reg property to 0x60.
Thanks, bye.
> ---
> Changes in v4:
> - corrected the chip list
>
> Documentation/devicetree/bindings/arm/atmel-at91.txt | 17 +++++++++++++++++
> 1 file changed, 17 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/arm/atmel-at91.txt b/Documentation/devicetree/bindings/arm/atmel-at91.txt
> index 562cda9d86d9..f39e312531f0 100644
> --- a/Documentation/devicetree/bindings/arm/atmel-at91.txt
> +++ b/Documentation/devicetree/bindings/arm/atmel-at91.txt
> @@ -136,3 +136,20 @@ Example:
> compatible = "atmel,at91sam9260-rstc";
> reg = <0xfffffd00 0x10>;
> };
> +
> +Special Function Registers (SFR)
> +
> +Special Function Registers (SFR) manage specific aspects of the integrated
> +memory, bridge implementations, processor and other functionality not controlled
> +elsewhere.
> +
> +required properties:
> +- compatible: Should be "atmel,<chip>-sfr", "syscon".
> + <chip> can be "sama5d3" or "sama5d4".
> +- reg: Should contain registers location and length
> +
> + sfr@f0038000 {
> + compatible = "atmel,sama5d3-sfr", "syscon";
> + reg = <0xf0038000 0x4000>;
> + };
> +
>
--
Nicolas Ferre
next prev parent reply other threads:[~2014-12-18 13:39 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-12-18 9:45 [PATCH v4 1/3] ARM: at91: Add Special Function Registers binding documentation Alexandre Belloni
2014-12-18 9:45 ` Alexandre Belloni
2014-12-18 9:45 ` [PATCH v4 2/3] ARM: at91: sama5d3: Add SFR Alexandre Belloni
2014-12-18 9:45 ` Alexandre Belloni
2014-12-18 9:45 ` [PATCH v4 3/3] ARM: at91: sama5d4: " Alexandre Belloni
2014-12-18 9:45 ` Alexandre Belloni
2014-12-18 13:39 ` Nicolas Ferre [this message]
2014-12-18 13:39 ` [PATCH v4 1/3] ARM: at91: Add Special Function Registers binding documentation Nicolas Ferre
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5492D91D.1060200@atmel.com \
--to=nicolas.ferre@atmel.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.