All of lore.kernel.org
 help / color / mirror / Atom feed
From: Alexander Popov <alex.popov@linux.com>
To: Matteo Facchinetti <matteo.facchinetti@sirius-es.it>
Cc: Gerhard Sittig <gsi@denx.de>,
	linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org
Subject: Re: Disabled LocalPlus Controller (LPC) clock on MPC512x
Date: Tue, 10 Feb 2015 13:36:27 +0300	[thread overview]
Message-ID: <54D9DF2B.6000709@linux.com> (raw)
In-Reply-To: <5493F229.80605@sirius-es.it>

Hello Matteo,
sorry for such a long delay in replying, now I have my board back again.

19.12.2014 12:38, Matteo Facchinetti пишет:
> On 16/12/2014 13:00, Alexander Popov wrote:
>> In fact clk_ignore_unused bootparam helps to avoid disabling NFC clock.
>> The board crash is reproduced again if I perform the following steps:
>> 1. disable NFC clock in uboot by clearing NFC_EN bit in SCCR1 register,
>> 2. boot Linux with clk_ignore_unused,
>> 3. touch any LPB address.
>
> Could you see the Reset Status Register (RSR) after board crash?
> When boad reset, you may stop uboot in console and then print the value
> of this register.
>
> This could be help to see what happen internally to the microcontroller.

I've reproduced TWR-MPC5125 crash without Linux only in uboot.
This is the annotated procedure:

=> md.l 0x80000e10  /* Reset Status Register */
80000e10: 60000000  /* All flags are cleared (just powered on) */

=> md.l 0x80000f04  /* System Clock Control Register 1 */
80000f04: e404b600  /* NFC clock is enabled */

=> md.l 0xfff00000  /* Reading from MRAM living at LPB CS0 */
fff00000: cafea134  /* Works fine */

=> mw.l 0x80000f04 0xc404b600 1 /* Disable NFC clock */

=> md.l 0x80000f04
80000f04: c404b600  /* NFC clock is disabled now */

=> md.l 0xfff00000  /* Reading from MRAM again */
fff00000:

/* The board has just reset */

U-Boot 2009.03-00004-gd37ab38 (Apr 14 2010 - 10:48:22) MPC512X
CPU:   MPC5125 rev. 1.0, Core e300c4 at 393.216 MHz, CSB at 196.608 MHz
...

=> md.l 0x80000e10  /* Read RSR */
80000e10: 60000040  /* Only external HRESET1 event has occurred */

But rising of EXT1HRS flag is not special for this crash.
EXT1HRS is similarly set if I execute 'reset' command in uboot
or call 'reboot' from Linux.

Thanks.

Best regards,
Alexander

WARNING: multiple messages have this Message-ID (diff)
From: Alexander Popov <alex.popov@linux.com>
To: Matteo Facchinetti <matteo.facchinetti@sirius-es.it>
Cc: linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org,
	Gerhard Sittig <gsi@denx.de>
Subject: Re: Disabled LocalPlus Controller (LPC) clock on MPC512x
Date: Tue, 10 Feb 2015 13:36:27 +0300	[thread overview]
Message-ID: <54D9DF2B.6000709@linux.com> (raw)
In-Reply-To: <5493F229.80605@sirius-es.it>

Hello Matteo,
sorry for such a long delay in replying, now I have my board back again.

19.12.2014 12:38, Matteo Facchinetti пишет:
> On 16/12/2014 13:00, Alexander Popov wrote:
>> In fact clk_ignore_unused bootparam helps to avoid disabling NFC clock.
>> The board crash is reproduced again if I perform the following steps:
>> 1. disable NFC clock in uboot by clearing NFC_EN bit in SCCR1 register,
>> 2. boot Linux with clk_ignore_unused,
>> 3. touch any LPB address.
>
> Could you see the Reset Status Register (RSR) after board crash?
> When boad reset, you may stop uboot in console and then print the value
> of this register.
>
> This could be help to see what happen internally to the microcontroller.

I've reproduced TWR-MPC5125 crash without Linux only in uboot.
This is the annotated procedure:

=> md.l 0x80000e10  /* Reset Status Register */
80000e10: 60000000  /* All flags are cleared (just powered on) */

=> md.l 0x80000f04  /* System Clock Control Register 1 */
80000f04: e404b600  /* NFC clock is enabled */

=> md.l 0xfff00000  /* Reading from MRAM living at LPB CS0 */
fff00000: cafea134  /* Works fine */

=> mw.l 0x80000f04 0xc404b600 1 /* Disable NFC clock */

=> md.l 0x80000f04
80000f04: c404b600  /* NFC clock is disabled now */

=> md.l 0xfff00000  /* Reading from MRAM again */
fff00000:

/* The board has just reset */

U-Boot 2009.03-00004-gd37ab38 (Apr 14 2010 - 10:48:22) MPC512X
CPU:   MPC5125 rev. 1.0, Core e300c4 at 393.216 MHz, CSB at 196.608 MHz
...

=> md.l 0x80000e10  /* Read RSR */
80000e10: 60000040  /* Only external HRESET1 event has occurred */

But rising of EXT1HRS flag is not special for this crash.
EXT1HRS is similarly set if I execute 'reset' command in uboot
or call 'reboot' from Linux.

Thanks.

Best regards,
Alexander


  reply	other threads:[~2015-02-10 10:36 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-11-26 11:49 Disabled LocalPlus Controller (LPC) clock on MPC512x Alexander Popov
2014-12-02 10:47 ` Matteo Facchinetti
2014-12-02 10:47   ` Matteo Facchinetti
2014-12-16 12:00   ` Alexander Popov
2014-12-16 12:00     ` Alexander Popov
2014-12-19  9:38     ` Matteo Facchinetti
2014-12-19  9:38       ` Matteo Facchinetti
2015-02-10 10:36       ` Alexander Popov [this message]
2015-02-10 10:36         ` Alexander Popov

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=54D9DF2B.6000709@linux.com \
    --to=alex.popov@linux.com \
    --cc=gsi@denx.de \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linuxppc-dev@lists.ozlabs.org \
    --cc=matteo.facchinetti@sirius-es.it \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.