From: "H. Peter Anvin" <h.peter.anvin@intel.com>
To: Ross Zwisler <ross.zwisler@linux.intel.com>,
linux-kernel@vger.kernel.org
Cc: Ingo Molnar <mingo@kernel.org>,
Thomas Gleixner <tglx@linutronix.de>,
Borislav Petkov <bp@alien8.de>
Subject: Re: [PATCH v3 2/2] x86: Add support for the clwb instruction
Date: Wed, 11 Feb 2015 14:25:25 -0800 [thread overview]
Message-ID: <54DBD6D5.9060804@intel.com> (raw)
In-Reply-To: <1422377631-8986-3-git-send-email-ross.zwisler@linux.intel.com>
On 01/27/2015 08:53 AM, Ross Zwisler wrote:
> Add support for the new clwb (cache line write back) instruction. This
> instruction was announced in the document "Intel Architecture
> Instruction Set Extensions Programming Reference" with reference number
> 319433-022.
>
> https://software.intel.com/sites/default/files/managed/0d/53/319433-022.pdf
>
> The clwb instruction is used to write back the contents of dirtied cache
> lines to memory without evicting the cache lines from the processor's
> cache hierarchy. This should be used in favor of clflushopt or clflush
> in cases where you require the cache line to be written to memory but
> plan to access the data again in the near future.
>
> One of the main use cases for this is with persistent memory where clwb
> can be used with pcommit to ensure that data has been accepted to memory
> and is durable on the DIMM.
Acked-by: H. Peter Anvin <hpa@linux.intel.com>
next prev parent reply other threads:[~2015-02-11 22:25 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-01-27 16:53 [PATCH v3 0/2] add support for new persistent memory instructions Ross Zwisler
2015-01-27 16:53 ` [PATCH v3 1/2] x86: Add support for the pcommit instruction Ross Zwisler
2015-01-28 10:58 ` Borislav Petkov
2015-01-28 17:10 ` Elliott, Robert (Server Storage)
2015-01-28 17:21 ` Borislav Petkov
2015-01-28 17:27 ` Ross Zwisler
2015-02-11 22:24 ` H. Peter Anvin
2015-02-19 0:29 ` [tip:x86/asm] " tip-bot for Ross Zwisler
2015-02-19 1:15 ` Ingo Molnar
2015-02-19 17:21 ` Ross Zwisler
2015-02-19 17:33 ` Borislav Petkov
2015-02-19 17:41 ` Ross Zwisler
2015-01-27 16:53 ` [PATCH v3 2/2] x86: Add support for the clwb instruction Ross Zwisler
2015-01-28 10:58 ` Borislav Petkov
2015-02-11 22:25 ` H. Peter Anvin [this message]
2015-02-19 0:29 ` [tip:x86/asm] " tip-bot for Ross Zwisler
2015-04-02 20:31 ` Ross Zwisler
2015-04-03 5:04 ` Ingo Molnar
2015-04-03 5:10 ` [tip:x86/asm] x86/asm: Add support for the CLWB instruction tip-bot for Ross Zwisler
2015-02-05 16:24 ` [PATCH v3 0/2] add support for new persistent memory instructions Ross Zwisler
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=54DBD6D5.9060804@intel.com \
--to=h.peter.anvin@intel.com \
--cc=bp@alien8.de \
--cc=linux-kernel@vger.kernel.org \
--cc=mingo@kernel.org \
--cc=ross.zwisler@linux.intel.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.