From: sudeep.holla@arm.com (Sudeep Holla)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] arm64: Add L2 cache topology to ARM Ltd boards/models
Date: Wed, 25 Feb 2015 18:19:07 +0000 [thread overview]
Message-ID: <54EE121B.9070000@arm.com> (raw)
In-Reply-To: <2231708.1y1gnmyPQn@wuerfel>
On 25/02/15 16:14, Arnd Bergmann wrote:
> On Tuesday 24 February 2015 15:14:14 Sudeep Holla wrote:
>> Hi Arnd,
>>
>> On 21/01/15 14:43, Arnd Bergmann wrote:
>>> On Wednesday 21 January 2015 12:02:30 Sudeep Holla wrote:
>>>>
>>>> Hi Arnd/Olof,
>>>>
>>>> Though this patch and commit 5d425c18653731af6 ("arm64: kernel: add
>>>> support for cpu cache information") which is in -next(via arm64) are
>>>> dependent to provide desired functionality, then can go indepedently
>>>> if you think there could be conflicts if this change is taken via arm64.
>>>> If not, Catalin can pick up with your acks after the review.
>>>
>>> I think it would be better to take this through arm-soc. It's not
>>> extremely likely to cause conflicts, but as you say there are no
>>> strict dependencies on which goes in first, so there is no harm
>>> in merging them separately.
>>>
>>
>> I think this patch got missed for -rc1. The arm64 architectural
>> support patch for cacheinfo got merged via arm64 tree. It would be good
>> if this is also merged so that cache information can be exposed
>> to the user-space on ARM Ltd boards.
>>
>
> Ah, bummer. I've applied this one as a fix for 4.0 because I said we'd
> take it and dropped the ball on it.
>
Thanks Arnd.
Regards,
Sudeep
WARNING: multiple messages have this Message-ID (diff)
From: Sudeep Holla <sudeep.holla-5wv7dgnIgG8@public.gmane.org>
To: Arnd Bergmann <arnd-r2nGTMty4D4@public.gmane.org>
Cc: Sudeep Holla <sudeep.holla-5wv7dgnIgG8@public.gmane.org>,
"linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org"
<linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>,
"devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
<devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
Mark Rutland <Mark.Rutland-5wv7dgnIgG8@public.gmane.org>,
Lorenzo Pieralisi
<Lorenzo.Pieralisi-5wv7dgnIgG8@public.gmane.org>,
Catalin Marinas <Catalin.Marinas-5wv7dgnIgG8@public.gmane.org>,
Liviu Dudau <Liviu.Dudau-5wv7dgnIgG8@public.gmane.org>,
Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>
Subject: Re: [PATCH] arm64: Add L2 cache topology to ARM Ltd boards/models
Date: Wed, 25 Feb 2015 18:19:07 +0000 [thread overview]
Message-ID: <54EE121B.9070000@arm.com> (raw)
In-Reply-To: <2231708.1y1gnmyPQn@wuerfel>
On 25/02/15 16:14, Arnd Bergmann wrote:
> On Tuesday 24 February 2015 15:14:14 Sudeep Holla wrote:
>> Hi Arnd,
>>
>> On 21/01/15 14:43, Arnd Bergmann wrote:
>>> On Wednesday 21 January 2015 12:02:30 Sudeep Holla wrote:
>>>>
>>>> Hi Arnd/Olof,
>>>>
>>>> Though this patch and commit 5d425c18653731af6 ("arm64: kernel: add
>>>> support for cpu cache information") which is in -next(via arm64) are
>>>> dependent to provide desired functionality, then can go indepedently
>>>> if you think there could be conflicts if this change is taken via arm64.
>>>> If not, Catalin can pick up with your acks after the review.
>>>
>>> I think it would be better to take this through arm-soc. It's not
>>> extremely likely to cause conflicts, but as you say there are no
>>> strict dependencies on which goes in first, so there is no harm
>>> in merging them separately.
>>>
>>
>> I think this patch got missed for -rc1. The arm64 architectural
>> support patch for cacheinfo got merged via arm64 tree. It would be good
>> if this is also merged so that cache information can be exposed
>> to the user-space on ARM Ltd boards.
>>
>
> Ah, bummer. I've applied this one as a fix for 4.0 because I said we'd
> take it and dropped the ball on it.
>
Thanks Arnd.
Regards,
Sudeep
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
next prev parent reply other threads:[~2015-02-25 18:19 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-01-21 12:02 [PATCH] arm64: Add L2 cache topology to ARM Ltd boards/models Sudeep Holla
2015-01-21 12:02 ` Sudeep Holla
2015-01-21 14:43 ` Arnd Bergmann
2015-01-21 14:43 ` Arnd Bergmann
2015-01-21 15:48 ` Catalin Marinas
2015-01-21 15:48 ` Catalin Marinas
2015-02-24 15:14 ` Sudeep Holla
2015-02-24 15:14 ` Sudeep Holla
2015-02-25 16:14 ` Arnd Bergmann
2015-02-25 16:14 ` Arnd Bergmann
2015-02-25 18:19 ` Sudeep Holla [this message]
2015-02-25 18:19 ` Sudeep Holla
2015-01-21 16:46 ` Mark Rutland
2015-01-21 16:46 ` Mark Rutland
2015-02-12 14:07 ` Mark Rutland
2015-02-12 14:07 ` Mark Rutland
2015-02-13 2:52 ` Lorenzo Pieralisi
2015-02-13 2:52 ` Lorenzo Pieralisi
2015-02-16 9:56 ` Sudeep Holla
2015-02-16 9:56 ` Sudeep Holla
2015-02-16 10:19 ` Mark Rutland
2015-02-16 10:19 ` Mark Rutland
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=54EE121B.9070000@arm.com \
--to=sudeep.holla@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.