From: Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
To: Paul Walmsley <paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org>
Cc: linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>,
Alexandre Courbot
<gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
Pawel Moll <pawel.moll-5wv7dgnIgG8@public.gmane.org>,
Ian Campbell
<ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org>,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
Eduardo Valentin
<edubezval-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
Thierry Reding
<thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
Kumar Gala <galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>,
Hiroshi DOYU <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
Subject: Re: [PATCH 3/3] Documentation: DT bindings: Tegra AHB: note base address change
Date: Thu, 19 Mar 2015 11:46:44 -0600 [thread overview]
Message-ID: <550B0B84.6050400@wwwdotorg.org> (raw)
In-Reply-To: <alpine.DEB.2.02.1503191617140.9480-rwI8Ez+7Ko+d5PgPZx9QOdBPR1lH4CV8@public.gmane.org>
On 03/19/2015 10:34 AM, Paul Walmsley wrote:
> On Thu, 19 Mar 2015, Stephen Warren wrote:
>
>> On 03/19/2015 09:33 AM, Paul Walmsley wrote:
>>> On Tue, 17 Mar 2015, Stephen Warren wrote:
>>>
>>>> On 03/17/2015 02:32 AM, Paul Walmsley wrote:
>>>>> For Tegra132 and later chips, we can now use the correct hardware base
>>>>> address for the Tegra AHB IP block in the DT data. Update the DT
>>>>> binding
>>>>> documentation to reflect this change.
>>>>
>>>>> diff --git
>>>>> a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-ahb.txt
>>>>> b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-ahb.txt
>>>>> index 067c979..7692b4c 100644
>>>>> --- a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-ahb.txt
>>>>> +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-ahb.txt
>>>>> @@ -2,10 +2,15 @@ NVIDIA Tegra AHB
>>>>>
>>>>> Required properties:
>>>>> - compatible : For Tegra20, must contain "nvidia,tegra20-ahb". For
>>>>> - Tegra30, must contain "nvidia,tegra30-ahb". Otherwise, must contain
>>>>> - '"nvidia,<chip>-ahb", "nvidia,tegra30-ahb"' where <chip> is tegra124,
>>>>> - tegra132, or tegra210.
>>>>> -- reg : Should contain 1 register ranges(address and length)
>>>>> + Tegra30, must contain "nvidia,tegra30-ahb". For Tegra114 and
>>>>> Tegra124,
>>>>> must
>>>>> + contain '"nvidia,<chip>-ahb", "nvidia,tegra30-ahb"' where <chip> is
>>>>> tegra114
>>>>> + or tegra124. For Tegra132, the compatible string must contain
>>>>> + "nvidia,tegra132-ahb".
>>>>> +
>>>>> +- reg : Should contain 1 register ranges(address and length). On
>>>>> Tegra20,
>>>>> + Tegra30, Tegra114, and Tegra124 chips, the low byte of the physical
>>>>> base
>>>>> + address of the IP block must end in 0x04. On DT files for later
>>>>> chips,
>>>>> the
>>>>> + actual hardware base address of the IP block should be used.
>>>>
>>>> A table-based approach rather than prose might make this more legible?
>>>>
>>>> - compatible: Must contain the following:
>>>> Tegra20: "nvidia,tegra20-ahb"
>>>> Tegra30: "nvidia,tegra30-ahb"
>>>> Tegra114: "nvidia,tegra114-ahb", "nvidia,tegra30-ahb"
>>>> Tegra124: "nvidia,tegra124-ahb", "nvidia,tegra30-ahb"
>>>> Tegra132: "nvidia,tegra132-ahb"
>>>> Tegra210: "nvidia,tegra210-ahb", "nvidia,tegra132-ahb"
>>>>
>>>> With any luck, we can extend that final item for future chips to be:
>>>>
>>>> Tegra210, TegraNNN:
>>>> "nvidia,tegra<chip>-ahb", "nvidia,tegra132-ahb"
>>>>
>>>> Perhaps we format the 114/124 entry that way too.
>>>
>>> I think I'm just going to drop this patch, since Russell prefers that the
>>> workaround is applied in the driver.
>>>
>>> With regards to using tables rather than narrative descriptions: perhaps
>>> consider a patch to
>>> Documentation/devicetree/bindings/submitting-patches.txt ? I don't know
>>> what the DT binding documentation maintainers' future plans are with
>>> regards to automated documentation reflow, etc., but submitting a patch
>>> there would stimulate at least some coordination on the issue.
>>
>> I don't think it's appropriate for that file to dictate that, in the same way
>> that coding style documentation generally doesn't address that kind of detail
>> regarding code structure.
>
> We do indeed specify details like this in our documentation guidelines.
> Here are two examples:
>
> https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/Documentation/kernel-doc-nano-HOWTO.txt#n103
>
> https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/Documentation/CodingStyle#n464
Perhaps I phrased my point slightly differently form the core of what I
meant.
I'm not aware that review feedback can't address topics that are not
already addressed by the documentation. Is there such a rule?
Equally, I think if you want the documentation to address a particular
point, it's appropriate for you to submit a patch to the documentation
to update it, rather than ask the reviewer to do so before accepting the
review feedback.
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: Stephen Warren <swarren@wwwdotorg.org>
To: Paul Walmsley <paul@pwsan.com>
Cc: linux-tegra@vger.kernel.org, linux-arm-kernel@vger.kernel.org,
Mark Rutland <mark.rutland@arm.com>,
Alexandre Courbot <gnurou@gmail.com>,
Pawel Moll <pawel.moll@arm.com>,
Ian Campbell <ijc+devicetree@hellion.org.uk>,
linux-kernel@vger.kernel.org,
Eduardo Valentin <edubezval@gmail.com>,
devicetree@vger.kernel.org, Rob Herring <robh+dt@kernel.org>,
Thierry Reding <thierry.reding@gmail.com>,
Kumar Gala <galak@codeaurora.org>,
Hiroshi DOYU <hdoyu@nvidia.com>
Subject: Re: [PATCH 3/3] Documentation: DT bindings: Tegra AHB: note base address change
Date: Thu, 19 Mar 2015 11:46:44 -0600 [thread overview]
Message-ID: <550B0B84.6050400@wwwdotorg.org> (raw)
In-Reply-To: <alpine.DEB.2.02.1503191617140.9480@utopia.booyaka.com>
On 03/19/2015 10:34 AM, Paul Walmsley wrote:
> On Thu, 19 Mar 2015, Stephen Warren wrote:
>
>> On 03/19/2015 09:33 AM, Paul Walmsley wrote:
>>> On Tue, 17 Mar 2015, Stephen Warren wrote:
>>>
>>>> On 03/17/2015 02:32 AM, Paul Walmsley wrote:
>>>>> For Tegra132 and later chips, we can now use the correct hardware base
>>>>> address for the Tegra AHB IP block in the DT data. Update the DT
>>>>> binding
>>>>> documentation to reflect this change.
>>>>
>>>>> diff --git
>>>>> a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-ahb.txt
>>>>> b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-ahb.txt
>>>>> index 067c979..7692b4c 100644
>>>>> --- a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-ahb.txt
>>>>> +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-ahb.txt
>>>>> @@ -2,10 +2,15 @@ NVIDIA Tegra AHB
>>>>>
>>>>> Required properties:
>>>>> - compatible : For Tegra20, must contain "nvidia,tegra20-ahb". For
>>>>> - Tegra30, must contain "nvidia,tegra30-ahb". Otherwise, must contain
>>>>> - '"nvidia,<chip>-ahb", "nvidia,tegra30-ahb"' where <chip> is tegra124,
>>>>> - tegra132, or tegra210.
>>>>> -- reg : Should contain 1 register ranges(address and length)
>>>>> + Tegra30, must contain "nvidia,tegra30-ahb". For Tegra114 and
>>>>> Tegra124,
>>>>> must
>>>>> + contain '"nvidia,<chip>-ahb", "nvidia,tegra30-ahb"' where <chip> is
>>>>> tegra114
>>>>> + or tegra124. For Tegra132, the compatible string must contain
>>>>> + "nvidia,tegra132-ahb".
>>>>> +
>>>>> +- reg : Should contain 1 register ranges(address and length). On
>>>>> Tegra20,
>>>>> + Tegra30, Tegra114, and Tegra124 chips, the low byte of the physical
>>>>> base
>>>>> + address of the IP block must end in 0x04. On DT files for later
>>>>> chips,
>>>>> the
>>>>> + actual hardware base address of the IP block should be used.
>>>>
>>>> A table-based approach rather than prose might make this more legible?
>>>>
>>>> - compatible: Must contain the following:
>>>> Tegra20: "nvidia,tegra20-ahb"
>>>> Tegra30: "nvidia,tegra30-ahb"
>>>> Tegra114: "nvidia,tegra114-ahb", "nvidia,tegra30-ahb"
>>>> Tegra124: "nvidia,tegra124-ahb", "nvidia,tegra30-ahb"
>>>> Tegra132: "nvidia,tegra132-ahb"
>>>> Tegra210: "nvidia,tegra210-ahb", "nvidia,tegra132-ahb"
>>>>
>>>> With any luck, we can extend that final item for future chips to be:
>>>>
>>>> Tegra210, TegraNNN:
>>>> "nvidia,tegra<chip>-ahb", "nvidia,tegra132-ahb"
>>>>
>>>> Perhaps we format the 114/124 entry that way too.
>>>
>>> I think I'm just going to drop this patch, since Russell prefers that the
>>> workaround is applied in the driver.
>>>
>>> With regards to using tables rather than narrative descriptions: perhaps
>>> consider a patch to
>>> Documentation/devicetree/bindings/submitting-patches.txt ? I don't know
>>> what the DT binding documentation maintainers' future plans are with
>>> regards to automated documentation reflow, etc., but submitting a patch
>>> there would stimulate at least some coordination on the issue.
>>
>> I don't think it's appropriate for that file to dictate that, in the same way
>> that coding style documentation generally doesn't address that kind of detail
>> regarding code structure.
>
> We do indeed specify details like this in our documentation guidelines.
> Here are two examples:
>
> https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/Documentation/kernel-doc-nano-HOWTO.txt#n103
>
> https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/Documentation/CodingStyle#n464
Perhaps I phrased my point slightly differently form the core of what I
meant.
I'm not aware that review feedback can't address topics that are not
already addressed by the documentation. Is there such a rule?
Equally, I think if you want the documentation to address a particular
point, it's appropriate for you to submit a patch to the documentation
to update it, rather than ask the reviewer to do so before accepting the
review feedback.
next prev parent reply other threads:[~2015-03-19 17:46 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-17 8:32 amba: tegra-ahb: fix base address and register offsets for future chip support Paul Walmsley
2015-03-17 8:32 ` [PATCHv2 0/3] " Paul Walmsley
2015-03-17 8:32 ` [PATCH 2/3] amba: tegra-ahb: use correct base address " Paul Walmsley
2015-03-17 8:32 ` Paul Walmsley
2015-03-17 8:32 ` [PATCHv2 " Paul Walmsley
2015-03-17 10:35 ` [PATCH " Russell King - ARM Linux
2015-03-17 10:35 ` Russell King - ARM Linux
2015-03-17 8:32 ` [PATCH 3/3] Documentation: DT bindings: Tegra AHB: note base address change Paul Walmsley
2015-03-17 8:32 ` Paul Walmsley
2015-03-17 8:32 ` [PATCHv2 " Paul Walmsley
2015-03-17 10:38 ` Russell King - ARM Linux
2015-03-17 10:38 ` Russell King - ARM Linux
2015-03-19 15:26 ` Paul Walmsley
2015-03-19 15:26 ` Paul Walmsley
2015-03-19 15:42 ` Stephen Warren
2015-03-19 15:42 ` Stephen Warren
[not found] ` <550AEE6B.5080301-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2015-03-19 16:17 ` Paul Walmsley
2015-03-19 16:17 ` Paul Walmsley
2015-03-19 16:17 ` Paul Walmsley
[not found] ` <alpine.DEB.2.02.1503191601520.9480-rwI8Ez+7Ko+d5PgPZx9QOdBPR1lH4CV8@public.gmane.org>
2015-03-19 16:46 ` Paul Walmsley
2015-03-19 16:46 ` Paul Walmsley
2015-03-19 16:46 ` Paul Walmsley
2015-03-19 16:54 ` Stephen Warren
2015-03-19 16:54 ` Stephen Warren
2015-03-19 16:54 ` Stephen Warren
[not found] ` <550AFF52.6070503-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2015-03-19 17:55 ` Paul Walmsley
2015-03-19 17:55 ` Paul Walmsley
2015-03-19 17:55 ` Paul Walmsley
2015-03-19 18:28 ` Stephen Warren
2015-03-19 18:28 ` Stephen Warren
[not found] ` <550B155E.9050308-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2015-03-19 18:46 ` Paul Walmsley
2015-03-19 18:46 ` Paul Walmsley
2015-03-19 18:46 ` Paul Walmsley
2015-03-17 16:43 ` [PATCH " Stephen Warren
[not found] ` <550859A0.9090500-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2015-03-19 15:33 ` Paul Walmsley
2015-03-19 15:33 ` Paul Walmsley
2015-03-19 15:44 ` Stephen Warren
[not found] ` <550AEEE9.70806-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2015-03-19 16:34 ` Paul Walmsley
2015-03-19 16:34 ` Paul Walmsley
[not found] ` <alpine.DEB.2.02.1503191617140.9480-rwI8Ez+7Ko+d5PgPZx9QOdBPR1lH4CV8@public.gmane.org>
2015-03-19 17:46 ` Stephen Warren [this message]
2015-03-19 17:46 ` Stephen Warren
[not found] ` <550B0B84.6050400-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>
2015-03-19 18:42 ` Paul Walmsley
2015-03-19 18:42 ` Paul Walmsley
[not found] ` <alpine.DEB.2.02.1503191758590.9480-rwI8Ez+7Ko+d5PgPZx9QOdBPR1lH4CV8@public.gmane.org>
2015-03-19 22:27 ` Stephen Warren
2015-03-19 22:27 ` Stephen Warren
2015-03-17 8:32 ` [PATCH 1/3] amba: tegra-ahb: fix register offsets in the macros Paul Walmsley
2015-03-17 8:32 ` Paul Walmsley
2015-03-17 8:32 ` [PATCHv2 " Paul Walmsley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=550B0B84.6050400@wwwdotorg.org \
--to=swarren-3lzwwm7+weoh9zmkesr00q@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=edubezval-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org \
--cc=gnurou-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org \
--cc=ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org \
--cc=linux-arm-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \
--cc=paul-DWxLp4Yu+b8AvxtiuMwx3w@public.gmane.org \
--cc=pawel.moll-5wv7dgnIgG8@public.gmane.org \
--cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
--cc=thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.