From: Kai Huang <kai.huang@linux.intel.com>
To: Tim Deegan <tim@xen.org>
Cc: yang.z.zhang@intel.com, andrew.cooper3@citrix.com,
kevin.tian@intel.com, jbeulich@suse.com, xen-devel@lists.xen.org
Subject: Re: [PATCH 01/10] VMX: Enable EPT A/D bit support
Date: Fri, 10 Apr 2015 14:40:58 +0800 [thread overview]
Message-ID: <5527707A.9070906@linux.intel.com> (raw)
In-Reply-To: <20150409112125.GE17031@deinos.phlegethon.org>
On 04/09/2015 07:21 PM, Tim Deegan wrote:
> At 10:35 +0800 on 27 Mar (1427452545), Kai Huang wrote:
>> @@ -233,6 +233,9 @@ static int ept_split_super_page(struct p2m_domain *p2m, ept_entry_t *ept_entry,
>> if ( !ept_set_middle_entry(p2m, &new_ept) )
>> return 0;
>>
>> + /* It's better to copy A bit of Middle entry from original entry */
>> + new_ept.a = ept_entry->a;
> Shouldn't this A bit always be set to 1? After all we're not using it
> for anything, and it doesn't mean the same thing as the A bit in the
> superpage entry did.
This is the statement in Intel's SDM:
"Whenever the processor uses an EPT paging-structure entry as part of
guest-physical-address translation, it sets
the accessed flag in that entry (if it is not already set)".
In my understanding, once the guest-physical-address is used by
processor, all EPT entries used for that translation will have their A
bits set, from top level entry to leaf entry, therefore A bits of EPT
entries for one translation should be consistent, in which case looks
it's reasonable to inherit A bit from superpage's leaf entry to middle
entry of new shattered 4K pages.
Do I have misunderstanding on this?
But this is really not an important issue, and we can safely set A bit
of middle entry to 1. It is Yang's idea that it's better to inherit it.
Yang, would you comment here?
>
> In fact, thinking about that, we should probably be setting _all_ the
> A bits to 1, even in leaf entries, to avoid the overhead of the MMU
> having to write them later.
I suppose you mean A bits of leaf entries of new shattered 4K pages? Yes
we can, but looks it's more reasonable to inherit according to original
A bit of super page. But as I said, I don't think A bit matters a lot,
so I am OK with both. Maybe others can provide some comments here?
Thanks,
-Kai
>
> Cheers,
>
> Tim.
next prev parent reply other threads:[~2015-04-10 6:40 UTC|newest]
Thread overview: 65+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-27 2:35 [PATCH 00/10] PML (Paging Modification Logging) support Kai Huang
2015-03-27 2:35 ` [PATCH 01/10] VMX: Enable EPT A/D bit support Kai Huang
2015-03-27 20:38 ` Andrew Cooper
2015-03-30 6:11 ` Kai Huang
2015-03-30 9:36 ` Andrew Cooper
2015-03-30 13:35 ` Kai Huang
2015-03-30 13:39 ` Andrew Cooper
2015-04-02 6:32 ` Kai Huang
2015-04-02 9:55 ` Andrew Cooper
2015-04-09 11:21 ` Tim Deegan
2015-04-10 6:40 ` Kai Huang [this message]
2015-04-10 8:54 ` Tim Deegan
2015-04-10 9:26 ` Kai Huang
2015-04-10 9:51 ` Tim Deegan
2015-04-10 13:14 ` Kai Huang
2015-03-27 2:35 ` [PATCH 02/10] VMX: New parameter to control PML enabling Kai Huang
2015-03-27 20:42 ` Andrew Cooper
2015-03-30 6:16 ` Kai Huang
2015-04-02 5:46 ` Kai Huang
2015-04-02 9:58 ` Andrew Cooper
2015-04-02 13:34 ` Kai Huang
2015-03-27 2:35 ` [PATCH 03/10] VMX: Add PML definition and feature detection Kai Huang
2015-03-27 20:46 ` Andrew Cooper
2015-03-30 6:18 ` Kai Huang
2015-03-27 2:35 ` [PATCH 04/10] VMX: New data structure member to support PML Kai Huang
2015-03-27 20:48 ` Andrew Cooper
2015-03-30 6:19 ` Kai Huang
2015-03-27 2:35 ` [PATCH 05/10] VMX: add help functions " Kai Huang
2015-03-27 21:09 ` Andrew Cooper
2015-03-30 6:43 ` Kai Huang
2015-03-30 9:54 ` Andrew Cooper
2015-03-30 13:40 ` Kai Huang
2015-04-09 12:00 ` Tim Deegan
2015-04-10 7:05 ` Kai Huang
2015-04-10 9:03 ` Tim Deegan
2015-04-10 9:28 ` Kai Huang
2015-04-09 12:31 ` Tim Deegan
2015-04-10 7:07 ` Kai Huang
2015-03-27 2:35 ` [PATCH 06/10] VMX: handle PML buffer full VMEXIT Kai Huang
2015-03-27 2:35 ` [PATCH 07/10] VMX: handle PML enabling in vmx_vcpu_initialise Kai Huang
2015-03-27 21:12 ` Andrew Cooper
2015-03-30 7:03 ` Kai Huang
2015-03-30 10:00 ` Andrew Cooper
2015-03-27 2:35 ` [PATCH 08/10] VMX: disable PML in vmx_vcpu_destroy Kai Huang
2015-04-09 12:04 ` Tim Deegan
2015-04-10 7:25 ` Kai Huang
2015-04-10 9:30 ` Tim Deegan
2015-03-27 2:35 ` [PATCH 09/10] log-dirty: Refine common code to support PML Kai Huang
2015-04-09 12:27 ` Tim Deegan
2015-04-10 7:38 ` Kai Huang
2015-04-10 9:31 ` Tim Deegan
2015-04-10 9:33 ` Kai Huang
2015-03-27 2:35 ` [PATCH 10/10] p2m/ept: Enable PML in p2m-ept for log-dirty Kai Huang
2015-04-09 12:20 ` Tim Deegan
2015-04-10 8:44 ` Kai Huang
2015-04-10 9:46 ` Tim Deegan
2015-04-10 13:18 ` Kai Huang
2015-04-10 14:35 ` Tim Deegan
2015-03-27 21:26 ` [PATCH 00/10] PML (Paging Modification Logging) support Andrew Cooper
2015-03-30 5:50 ` Kai Huang
2015-04-07 8:30 ` Kai Huang
2015-04-07 9:24 ` Tim Deegan
2015-04-08 2:23 ` Kai Huang
2015-04-09 12:32 ` Tim Deegan
2015-04-10 6:40 ` Kai Huang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5527707A.9070906@linux.intel.com \
--to=kai.huang@linux.intel.com \
--cc=andrew.cooper3@citrix.com \
--cc=jbeulich@suse.com \
--cc=kevin.tian@intel.com \
--cc=tim@xen.org \
--cc=xen-devel@lists.xen.org \
--cc=yang.z.zhang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.