All of lore.kernel.org
 help / color / mirror / Atom feed
From: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
To: Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Heiko Stuebner <heiko@sntech.de>,
	linux-rockchip@lists.infradead.org,
	Alexey Charkov <alchark@gmail.com>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org,
	Alexey Charkov <alchark@gmail.com>
Subject: Re: [PATCH 2/4] arm64: dts: rockchip: enable USB A ports on ArmSoM Sige5
Date: Tue, 03 Jun 2025 19:51:35 +0200	[thread overview]
Message-ID: <5590100.Sb9uPGUboI@workhorse> (raw)
In-Reply-To: <20250603-sige5-updates-v1-2-717e8ce4ab77@gmail.com>

On Tuesday, 3 June 2025 19:01:14 Central European Summer Time Alexey Charkov wrote:
> Enable the two USB type A ports (USB2 and USB3) present on the ArmSoM
> Sige5 board.
> 
> Both ports use just one xHCI controller, with the USB 2.0 signals fed
> off the same USB OTG PHY through an onboard hub. VBUS of both ports is
> controlled by the same GPIO regulator (VCC_USBHOST in the schematics,
> toggled by GPIO4 RK_PA6).
> 
> Signed-off-by: Alexey Charkov <alchark@gmail.com>
> ---
>  .../boot/dts/rockchip/rk3576-armsom-sige5.dts      | 38 ++++++++++++++++++++++
>  1 file changed, 38 insertions(+)
> 

This is already done here:

https://lore.kernel.org/linux-rockchip/20250507-rk3576-sige5-usb-v3-4-89bf5a614ccf@collabora.com/

> diff --git a/arch/arm64/boot/dts/rockchip/rk3576-armsom-sige5.dts b/arch/arm64/boot/dts/rockchip/rk3576-armsom-sige5.dts
> index d9c129be55a0d997e04e6d677cdc98fb50353418..7ce1fb1380b0863c902fdd9cbc7454ee6011cf92 100644
> --- a/arch/arm64/boot/dts/rockchip/rk3576-armsom-sige5.dts
> +++ b/arch/arm64/boot/dts/rockchip/rk3576-armsom-sige5.dts
> @@ -205,6 +205,24 @@ vcc_3v3_ufs_s0: regulator-vcc-ufs-s0 {
>  		regulator-max-microvolt = <3300000>;
>  		vin-supply = <&vcc_5v0_sys>;
>  	};
> +
> +	vcc_5v0_host: regulator-vcc-5v0-host {
> +		compatible = "regulator-fixed";
> +		regulator-name = "vcc_5v0_host";
> +		regulator-boot-on;
> +		regulator-always-on;
> +		regulator-min-microvolt = <5000000>;
> +		regulator-max-microvolt = <5000000>;
> +		enable-active-high;
> +		gpio = <&gpio4 RK_PA4 GPIO_ACTIVE_HIGH>;
> +		vin-supply = <&vcc_5v0_device>;
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&usb_host_pwren>;
> +	};
> +};
> +
> +&combphy1_psu {
> +	status = "okay";
>  };
>  
>  &cpu_b0 {
> @@ -757,6 +775,12 @@ pcie_reset: pcie-reset {
>  			rockchip,pins = <2 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>;
>  		};
>  	};
> +
> +	usb {
> +		usb_host_pwren: usb-host-pwren {
> +			rockchip,pins = <4 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>;
> +		};
> +	};
>  };
>  
>  &sai1 {
> @@ -798,11 +822,25 @@ &sdmmc {
>  	status = "okay";
>  };
>  
> +&u2phy1 {
> +	status = "okay";
> +};
> +
> +&u2phy1_otg {
> +	phy-supply = <&vcc_5v0_host>;
> +	status = "okay";
> +};
> +
>  &uart0 {
>  	pinctrl-0 = <&uart0m0_xfer>;
>  	status = "okay";
>  };
>  
> +&usb_drd1_dwc3 {
> +	dr_mode = "host";
> +	status = "okay";
> +};
> +
>  &vop {
>  	status = "okay";
>  };
> 
> 






WARNING: multiple messages have this Message-ID (diff)
From: Nicolas Frattaroli <nicolas.frattaroli@collabora.com>
To: Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Heiko Stuebner <heiko@sntech.de>,
	linux-rockchip@lists.infradead.org,
	Alexey Charkov <alchark@gmail.com>
Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org,
	Alexey Charkov <alchark@gmail.com>
Subject: Re: [PATCH 2/4] arm64: dts: rockchip: enable USB A ports on ArmSoM Sige5
Date: Tue, 03 Jun 2025 19:51:35 +0200	[thread overview]
Message-ID: <5590100.Sb9uPGUboI@workhorse> (raw)
In-Reply-To: <20250603-sige5-updates-v1-2-717e8ce4ab77@gmail.com>

On Tuesday, 3 June 2025 19:01:14 Central European Summer Time Alexey Charkov wrote:
> Enable the two USB type A ports (USB2 and USB3) present on the ArmSoM
> Sige5 board.
> 
> Both ports use just one xHCI controller, with the USB 2.0 signals fed
> off the same USB OTG PHY through an onboard hub. VBUS of both ports is
> controlled by the same GPIO regulator (VCC_USBHOST in the schematics,
> toggled by GPIO4 RK_PA6).
> 
> Signed-off-by: Alexey Charkov <alchark@gmail.com>
> ---
>  .../boot/dts/rockchip/rk3576-armsom-sige5.dts      | 38 ++++++++++++++++++++++
>  1 file changed, 38 insertions(+)
> 

This is already done here:

https://lore.kernel.org/linux-rockchip/20250507-rk3576-sige5-usb-v3-4-89bf5a614ccf@collabora.com/

> diff --git a/arch/arm64/boot/dts/rockchip/rk3576-armsom-sige5.dts b/arch/arm64/boot/dts/rockchip/rk3576-armsom-sige5.dts
> index d9c129be55a0d997e04e6d677cdc98fb50353418..7ce1fb1380b0863c902fdd9cbc7454ee6011cf92 100644
> --- a/arch/arm64/boot/dts/rockchip/rk3576-armsom-sige5.dts
> +++ b/arch/arm64/boot/dts/rockchip/rk3576-armsom-sige5.dts
> @@ -205,6 +205,24 @@ vcc_3v3_ufs_s0: regulator-vcc-ufs-s0 {
>  		regulator-max-microvolt = <3300000>;
>  		vin-supply = <&vcc_5v0_sys>;
>  	};
> +
> +	vcc_5v0_host: regulator-vcc-5v0-host {
> +		compatible = "regulator-fixed";
> +		regulator-name = "vcc_5v0_host";
> +		regulator-boot-on;
> +		regulator-always-on;
> +		regulator-min-microvolt = <5000000>;
> +		regulator-max-microvolt = <5000000>;
> +		enable-active-high;
> +		gpio = <&gpio4 RK_PA4 GPIO_ACTIVE_HIGH>;
> +		vin-supply = <&vcc_5v0_device>;
> +		pinctrl-names = "default";
> +		pinctrl-0 = <&usb_host_pwren>;
> +	};
> +};
> +
> +&combphy1_psu {
> +	status = "okay";
>  };
>  
>  &cpu_b0 {
> @@ -757,6 +775,12 @@ pcie_reset: pcie-reset {
>  			rockchip,pins = <2 RK_PB4 RK_FUNC_GPIO &pcfg_pull_up>;
>  		};
>  	};
> +
> +	usb {
> +		usb_host_pwren: usb-host-pwren {
> +			rockchip,pins = <4 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>;
> +		};
> +	};
>  };
>  
>  &sai1 {
> @@ -798,11 +822,25 @@ &sdmmc {
>  	status = "okay";
>  };
>  
> +&u2phy1 {
> +	status = "okay";
> +};
> +
> +&u2phy1_otg {
> +	phy-supply = <&vcc_5v0_host>;
> +	status = "okay";
> +};
> +
>  &uart0 {
>  	pinctrl-0 = <&uart0m0_xfer>;
>  	status = "okay";
>  };
>  
> +&usb_drd1_dwc3 {
> +	dr_mode = "host";
> +	status = "okay";
> +};
> +
>  &vop {
>  	status = "okay";
>  };
> 
> 





_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip

  reply	other threads:[~2025-06-03 17:54 UTC|newest]

Thread overview: 88+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2025-06-03 17:01 [PATCH 0/4] arm64: dts: rockchip: enable further peripherals on ArmSoM Sige5 Alexey Charkov
2025-06-03 17:01 ` Alexey Charkov
2025-06-03 17:01 ` [PATCH 1/4] arm64: dts: rockchip: list all CPU supplies " Alexey Charkov
2025-06-03 17:01   ` Alexey Charkov
2025-06-04 18:38   ` Nicolas Frattaroli
2025-06-04 18:38     ` Nicolas Frattaroli
2025-06-04 19:12     ` Alexey Charkov
2025-06-04 19:12       ` Alexey Charkov
2025-06-04 19:23       ` Nicolas Frattaroli
2025-06-04 19:23         ` Nicolas Frattaroli
2025-06-04 19:54         ` Alexey Charkov
2025-06-04 19:54           ` Alexey Charkov
2025-06-05 13:22       ` Piotr Oniszczuk
2025-06-05 13:22         ` Piotr Oniszczuk
2025-06-05 13:42         ` Alexey Charkov
2025-06-05 13:42           ` Alexey Charkov
2025-06-08  7:24           ` Piotr Oniszczuk
2025-06-08  7:24             ` Piotr Oniszczuk
2025-06-09 14:05             ` Alexey Charkov
2025-06-09 14:05               ` Alexey Charkov
2025-06-15 15:59               ` Piotr Oniszczuk
2025-06-15 15:59                 ` Piotr Oniszczuk
2025-06-15 16:20                 ` Alexey Charkov
2025-06-15 16:20                   ` Alexey Charkov
2025-06-18 13:51                 ` Alexey Charkov
2025-06-18 13:51                   ` Alexey Charkov
2025-06-18 14:06                   ` Nicolas Frattaroli
2025-06-18 14:06                     ` Nicolas Frattaroli
2025-06-18 14:48                     ` Alexey Charkov
2025-06-18 14:48                       ` Alexey Charkov
2025-06-20 16:02                       ` Alexey Charkov
2025-06-20 16:02                         ` Alexey Charkov
2025-06-21 19:35                         ` Alexey Charkov
2025-06-21 19:35                           ` Alexey Charkov
2025-06-21 19:44                           ` Heiko Stuebner
2025-06-21 19:44                             ` Heiko Stuebner
2025-06-21 21:21                             ` Alexey Charkov
2025-06-21 21:21                               ` Alexey Charkov
2025-06-22 13:48                               ` Heiko Stuebner
2025-06-22 13:48                                 ` Heiko Stuebner
2025-06-23  9:19                                 ` Alexey Charkov
2025-06-23  9:19                                   ` Alexey Charkov
2025-06-23 13:58                                   ` Alexey Charkov
2025-06-23 13:58                                     ` Alexey Charkov
2025-06-23 15:02                                     ` Piotr Oniszczuk
2025-06-23 15:02                                       ` Piotr Oniszczuk
2025-06-23 17:40                                       ` Jonas Karlman
2025-06-23 17:40                                         ` Jonas Karlman
2025-06-23 21:07                                         ` Jonas Karlman
2025-06-23 21:07                                           ` Jonas Karlman
2025-06-23 21:17                                           ` Heiko Stuebner
2025-06-23 21:17                                             ` Heiko Stuebner
2025-06-24  7:41                                         ` Alexey Charkov
2025-06-24  7:41                                           ` Alexey Charkov
2025-06-23 18:04                                     ` Jonas Karlman
2025-06-23 18:04                                       ` Jonas Karlman
2025-06-05 11:17   ` Diederik de Haas
2025-06-05 11:17     ` Diederik de Haas
2025-06-05 11:23     ` Alexey Charkov
2025-06-05 11:23       ` Alexey Charkov
2025-06-03 17:01 ` [PATCH 2/4] arm64: dts: rockchip: enable USB A ports " Alexey Charkov
2025-06-03 17:01   ` Alexey Charkov
2025-06-03 17:51   ` Nicolas Frattaroli [this message]
2025-06-03 17:51     ` Nicolas Frattaroli
2025-06-04  6:52     ` Alexey Charkov
2025-06-04  6:52       ` Alexey Charkov
2025-06-04 13:24       ` Nicolas Frattaroli
2025-06-04 13:24         ` Nicolas Frattaroli
2025-06-03 17:01 ` [PATCH 3/4] arm64: dts: rockchip: enable wifi " Alexey Charkov
2025-06-03 17:01   ` Alexey Charkov
2025-06-04 19:01   ` Nicolas Frattaroli
2025-06-04 19:01     ` Nicolas Frattaroli
2025-06-04 19:48     ` Alexey Charkov
2025-06-04 19:48       ` Alexey Charkov
2025-06-05  2:43   ` Jimmy Hon
2025-06-05  2:43     ` Jimmy Hon
2025-06-05  6:32     ` Alexey Charkov
2025-06-05  6:32       ` Alexey Charkov
2025-06-05 14:14       ` Alexey Charkov
2025-06-05 14:14         ` Alexey Charkov
2025-06-07  2:42         ` Jimmy Hon
2025-06-07  2:42           ` Jimmy Hon
2025-06-03 17:01 ` [PATCH 4/4] arm64: dts: rockchip: enable bluetooth " Alexey Charkov
2025-06-03 17:01   ` Alexey Charkov
2025-06-04 13:58 ` [PATCH 0/4] arm64: dts: rockchip: enable further peripherals " Rob Herring (Arm)
2025-06-04 13:58   ` Rob Herring (Arm)
2025-06-04 14:15   ` Alexey Charkov
2025-06-04 14:15     ` Alexey Charkov

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5590100.Sb9uPGUboI@workhorse \
    --to=nicolas.frattaroli@collabora.com \
    --cc=alchark@gmail.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=heiko@sntech.de \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-rockchip@lists.infradead.org \
    --cc=robh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.