* [PATCH V4 1/6] i2c: Add i2c support to Freescale Layerscape platforms
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel
From: Shaohui Xie <Shaohui.Xie@freescale.com>
Modify the I2C_IMX config to support to Layerscape platforms.
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
V4: V3 V2
- No change.
drivers/i2c/busses/Kconfig | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/i2c/busses/Kconfig b/drivers/i2c/busses/Kconfig
index 08b8617..14147ec 100644
--- a/drivers/i2c/busses/Kconfig
+++ b/drivers/i2c/busses/Kconfig
@@ -582,10 +582,10 @@ config I2C_IMG
config I2C_IMX
tristate "IMX I2C interface"
- depends on ARCH_MXC
+ depends on ARCH_MXC || ARCH_LAYERSCAPE
help
Say Y here if you want to use the IIC bus controller on
- the Freescale i.MX/MXC processors.
+ the Freescale i.MX/MXC or Layerscape processors.
This driver can also be built as a module. If so, the module
will be called i2c-imx.
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread
* [PATCH V4 1/6] i2c: Add i2c support to Freescale Layerscape platforms
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286
From: Shaohui Xie <Shaohui.Xie@freescale.com>
Modify the I2C_IMX config to support to Layerscape platforms.
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
V4: V3 V2
- No change.
drivers/i2c/busses/Kconfig | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/i2c/busses/Kconfig b/drivers/i2c/busses/Kconfig
index 08b8617..14147ec 100644
--- a/drivers/i2c/busses/Kconfig
+++ b/drivers/i2c/busses/Kconfig
@@ -582,10 +582,10 @@ config I2C_IMG
config I2C_IMX
tristate "IMX I2C interface"
- depends on ARCH_MXC
+ depends on ARCH_MXC || ARCH_LAYERSCAPE
help
Say Y here if you want to use the IIC bus controller on
- the Freescale i.MX/MXC processors.
+ the Freescale i.MX/MXC or Layerscape processors.
This driver can also be built as a module. If so, the module
will be called i2c-imx.
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread
* [PATCH V4 2/6] watchdog: Add support for Freescale Layerscape platforms
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286
From: Shaohui Xie <Shaohui.Xie@freescale.com>
Modify watchdog/Kconfig file to support Layerscape platforms.
Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
This patch has been acked in V3 by Guenter Roeck [linux@roeck-us.net].
V4: V3 V2
- No change.
drivers/watchdog/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig
index 79e1aa1..448dbaf 100644
--- a/drivers/watchdog/Kconfig
+++ b/drivers/watchdog/Kconfig
@@ -446,7 +446,7 @@ config MAX63XX_WATCHDOG
config IMX2_WDT
tristate "IMX2+ Watchdog"
- depends on ARCH_MXC
+ depends on ARCH_MXC || ARCH_LAYERSCAPE
select REGMAP_MMIO
select WATCHDOG_CORE
help
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread
* [PATCH V4 2/6] watchdog: Add support for Freescale Layerscape platforms
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel
From: Shaohui Xie <Shaohui.Xie@freescale.com>
Modify watchdog/Kconfig file to support Layerscape platforms.
Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
This patch has been acked in V3 by Guenter Roeck [linux at roeck-us.net].
V4: V3 V2
- No change.
drivers/watchdog/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig
index 79e1aa1..448dbaf 100644
--- a/drivers/watchdog/Kconfig
+++ b/drivers/watchdog/Kconfig
@@ -446,7 +446,7 @@ config MAX63XX_WATCHDOG
config IMX2_WDT
tristate "IMX2+ Watchdog"
- depends on ARCH_MXC
+ depends on ARCH_MXC || ARCH_LAYERSCAPE
select REGMAP_MMIO
select WATCHDOG_CORE
help
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread
* [PATCH V4 2/6] watchdog: Add support for Freescale Layerscape platforms
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r,
catalin.marinas-5wv7dgnIgG8, will.deacon-5wv7dgnIgG8,
linux-i2c-u79uwXL29TY76Z2rM5mHXA,
linux-watchdog-u79uwXL29TY76Z2rM5mHXA,
linux-doc-u79uwXL29TY76Z2rM5mHXA,
linux-clk-u79uwXL29TY76Z2rM5mHXA
Cc: mark.rutland-5wv7dgnIgG8, linux-0h96xk9xTtrk1uMJSBkQmQ,
wsa-z923LK4zBo2bacvFa/9K2g, wim-IQzOog9fTRqzQB+pC5nmwQ,
corbet-T1hC0tSOHrs, mturquette-rdvid1DuHRBWk0Htik3J/w,
sboyd-sgV2jX0FEOL9JmXXK+q4OQ, Mingkai.Hu-KZfg59tc24xl57MIdRCFDg,
Shaohui.Xie-KZfg59tc24xl57MIdRCFDg,
scottwood-KZfg59tc24xl57MIdRCFDg,
bhupesh.sharma-KZfg59tc24xl57MIdRCFDg,
Wenbin.Song-KZfg59tc24xl57MIdRCFDg, B48286-KZfg59tc24xl57MIdRCFDg
From: Shaohui Xie <Shaohui.Xie-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
Modify watchdog/Kconfig file to support Layerscape platforms.
Signed-off-by: Shaohui Xie <Shaohui.Xie-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
Signed-off-by: Wenbin Song <Wenbin.Song-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
Signed-off-by: Hou Zhiqiang <B48286-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
---
This patch has been acked in V3 by Guenter Roeck [linux-0h96xk9xTtrk1uMJSBkQmQ@public.gmane.org].
V4: V3 V2
- No change.
drivers/watchdog/Kconfig | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig
index 79e1aa1..448dbaf 100644
--- a/drivers/watchdog/Kconfig
+++ b/drivers/watchdog/Kconfig
@@ -446,7 +446,7 @@ config MAX63XX_WATCHDOG
config IMX2_WDT
tristate "IMX2+ Watchdog"
- depends on ARCH_MXC
+ depends on ARCH_MXC || ARCH_LAYERSCAPE
select REGMAP_MMIO
select WATCHDOG_CORE
help
--
2.1.0.27.g96db324
--
To unsubscribe from this list: send the line "unsubscribe linux-watchdog" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply related [flat|nested] 46+ messages in thread
* Re: [PATCH V4 2/6] watchdog: Add support for Freescale Layerscape platforms
2015-10-15 12:12 ` Zhiqiang Hou
@ 2015-10-15 14:25 ` Guenter Roeck
-1 siblings, 0 replies; 46+ messages in thread
From: Guenter Roeck @ 2015-10-15 14:25 UTC (permalink / raw)
To: Zhiqiang Hou, linux-arm-kernel, catalin.marinas, will.deacon,
linux-i2c, linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, wsa, wim, corbet, mturquette, sboyd, Mingkai.Hu,
Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song
On 10/15/2015 05:12 AM, Zhiqiang Hou wrote:
> From: Shaohui Xie <Shaohui.Xie@freescale.com>
>
> Modify watchdog/Kconfig file to support Layerscape platforms.
>
> Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
> Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> ---
> This patch has been acked in V3 by Guenter Roeck [linux@roeck-us.net].
>
Here it is again, but if there is no change, please just add the Ack
to subsequent versions of the patch.
Acked-by: Guenter Roeck <linux@roeck-us.net>
> V4: V3 V2
> - No change.
>
> drivers/watchdog/Kconfig | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig
> index 79e1aa1..448dbaf 100644
> --- a/drivers/watchdog/Kconfig
> +++ b/drivers/watchdog/Kconfig
> @@ -446,7 +446,7 @@ config MAX63XX_WATCHDOG
>
> config IMX2_WDT
> tristate "IMX2+ Watchdog"
> - depends on ARCH_MXC
> + depends on ARCH_MXC || ARCH_LAYERSCAPE
> select REGMAP_MMIO
> select WATCHDOG_CORE
> help
>
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 2/6] watchdog: Add support for Freescale Layerscape platforms
@ 2015-10-15 14:25 ` Guenter Roeck
0 siblings, 0 replies; 46+ messages in thread
From: Guenter Roeck @ 2015-10-15 14:25 UTC (permalink / raw)
To: linux-arm-kernel
On 10/15/2015 05:12 AM, Zhiqiang Hou wrote:
> From: Shaohui Xie <Shaohui.Xie@freescale.com>
>
> Modify watchdog/Kconfig file to support Layerscape platforms.
>
> Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
> Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> ---
> This patch has been acked in V3 by Guenter Roeck [linux at roeck-us.net].
>
Here it is again, but if there is no change, please just add the Ack
to subsequent versions of the patch.
Acked-by: Guenter Roeck <linux@roeck-us.net>
> V4: V3 V2
> - No change.
>
> drivers/watchdog/Kconfig | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig
> index 79e1aa1..448dbaf 100644
> --- a/drivers/watchdog/Kconfig
> +++ b/drivers/watchdog/Kconfig
> @@ -446,7 +446,7 @@ config MAX63XX_WATCHDOG
>
> config IMX2_WDT
> tristate "IMX2+ Watchdog"
> - depends on ARCH_MXC
> + depends on ARCH_MXC || ARCH_LAYERSCAPE
> select REGMAP_MMIO
> select WATCHDOG_CORE
> help
>
^ permalink raw reply [flat|nested] 46+ messages in thread
* RE: [PATCH V4 2/6] watchdog: Add support for Freescale Layerscape platforms
2015-10-15 14:25 ` Guenter Roeck
(?)
@ 2015-10-16 2:44 ` Hou Zhiqiang
-1 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 2:44 UTC (permalink / raw)
To: Guenter Roeck, linux-arm-kernel@lists.infradead.org,
catalin.marinas@arm.com, will.deacon@arm.com,
linux-i2c@vger.kernel.org, linux-watchdog@vger.kernel.org,
linux-doc@vger.kernel.org, linux-clk@vger.kernel.org
Cc: mark.rutland@arm.com, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Scott Wood, Sharma Bhupesh, Wenbin Song
DQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogR3VlbnRlciBSb2VjayBb
bWFpbHRvOmxpbnV4QHJvZWNrLXVzLm5ldF0NCj4gU2VudDogMjAxNcTqMTDUwjE1yNUgMjI6MjUN
Cj4gVG86IEhvdSBaaGlxaWFuZy1CNDgyODY7IGxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFk
ZWFkLm9yZzsNCj4gY2F0YWxpbi5tYXJpbmFzQGFybS5jb207IHdpbGwuZGVhY29uQGFybS5jb207
IGxpbnV4LWkyY0B2Z2VyLmtlcm5lbC5vcmc7DQo+IGxpbnV4LXdhdGNoZG9nQHZnZXIua2VybmVs
Lm9yZzsgbGludXgtZG9jQHZnZXIua2VybmVsLm9yZzsgbGludXgtDQo+IGNsa0B2Z2VyLmtlcm5l
bC5vcmcNCj4gQ2M6IG1hcmsucnV0bGFuZEBhcm0uY29tOyB3c2FAdGhlLWRyZWFtcy5kZTsgd2lt
QGlndWFuYS5iZTsNCj4gY29yYmV0QGx3bi5uZXQ7IG10dXJxdWV0dGVAYmF5bGlicmUuY29tOyBz
Ym95ZEBjb2RlYXVyb3JhLm9yZzsgSHUNCj4gTWluZ2thaS1CMjEyODQ7IFhpZSBTaGFvaHVpLUIy
MTk4OTsgV29vZCBTY290dC1CMDc0MjE7IFNoYXJtYSBCaHVwZXNoLQ0KPiBCNDUzNzA7IFNvbmcg
V2VuYmluLUI1Mzc0Nw0KPiBTdWJqZWN0OiBSZTogW1BBVENIIFY0IDIvNl0gd2F0Y2hkb2c6IEFk
ZCBzdXBwb3J0IGZvciBGcmVlc2NhbGUNCj4gTGF5ZXJzY2FwZSBwbGF0Zm9ybXMNCj4gDQo+IE9u
IDEwLzE1LzIwMTUgMDU6MTIgQU0sIFpoaXFpYW5nIEhvdSB3cm90ZToNCj4gPiBGcm9tOiBTaGFv
aHVpIFhpZSA8U2hhb2h1aS5YaWVAZnJlZXNjYWxlLmNvbT4NCj4gPg0KPiA+IE1vZGlmeSB3YXRj
aGRvZy9LY29uZmlnIGZpbGUgdG8gc3VwcG9ydCBMYXllcnNjYXBlIHBsYXRmb3Jtcy4NCj4gPg0K
PiA+IFNpZ25lZC1vZmYtYnk6IFNoYW9odWkgWGllIDxTaGFvaHVpLlhpZUBmcmVlc2NhbGUuY29t
Pg0KPiA+IFNpZ25lZC1vZmYtYnk6IFdlbmJpbiBTb25nIDxXZW5iaW4uU29uZ0BmcmVlc2NhbGUu
Y29tPg0KPiA+IFNpZ25lZC1vZmYtYnk6IEhvdSBaaGlxaWFuZyA8QjQ4Mjg2QGZyZWVzY2FsZS5j
b20+DQo+ID4gLS0tDQo+ID4gVGhpcyBwYXRjaCBoYXMgYmVlbiBhY2tlZCBpbiBWMyBieSBHdWVu
dGVyIFJvZWNrIFtsaW51eEByb2Vjay11cy5uZXRdLg0KPiA+DQo+IEhlcmUgaXQgaXMgYWdhaW4s
IGJ1dCBpZiB0aGVyZSBpcyBubyBjaGFuZ2UsIHBsZWFzZSBqdXN0IGFkZCB0aGUgQWNrIHRvDQo+
IHN1YnNlcXVlbnQgdmVyc2lvbnMgb2YgdGhlIHBhdGNoLg0KPiANCg0KT2ssIHRoYW5rcy4NCg0K
PiBBY2tlZC1ieTogR3VlbnRlciBSb2VjayA8bGludXhAcm9lY2stdXMubmV0Pg0KPiANCj4gDQo+
ID4gVjQ6IFYzIFYyDQo+ID4gICAtIE5vIGNoYW5nZS4NCj4gPg0KPiA+ICAgZHJpdmVycy93YXRj
aGRvZy9LY29uZmlnIHwgMiArLQ0KPiA+ICAgMSBmaWxlIGNoYW5nZWQsIDEgaW5zZXJ0aW9uKCsp
LCAxIGRlbGV0aW9uKC0pDQo+ID4NCj4gPiBkaWZmIC0tZ2l0IGEvZHJpdmVycy93YXRjaGRvZy9L
Y29uZmlnIGIvZHJpdmVycy93YXRjaGRvZy9LY29uZmlnIGluZGV4DQo+ID4gNzllMWFhMS4uNDQ4
ZGJhZiAxMDA2NDQNCj4gPiAtLS0gYS9kcml2ZXJzL3dhdGNoZG9nL0tjb25maWcNCj4gPiArKysg
Yi9kcml2ZXJzL3dhdGNoZG9nL0tjb25maWcNCj4gPiBAQCAtNDQ2LDcgKzQ0Niw3IEBAIGNvbmZp
ZyBNQVg2M1hYX1dBVENIRE9HDQo+ID4NCj4gPiAgIGNvbmZpZyBJTVgyX1dEVA0KPiA+ICAgCXRy
aXN0YXRlICJJTVgyKyBXYXRjaGRvZyINCj4gPiAtCWRlcGVuZHMgb24gQVJDSF9NWEMNCj4gPiAr
CWRlcGVuZHMgb24gQVJDSF9NWEMgfHwgQVJDSF9MQVlFUlNDQVBFDQo+ID4gICAJc2VsZWN0IFJF
R01BUF9NTUlPDQo+ID4gICAJc2VsZWN0IFdBVENIRE9HX0NPUkUNCj4gPiAgIAloZWxwDQo+ID4N
Cg0KVGhhbmtzLA0KWmhpcWlhbmcNCg==
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 2/6] watchdog: Add support for Freescale Layerscape platforms
@ 2015-10-16 2:44 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 2:44 UTC (permalink / raw)
To: linux-arm-kernel
> -----Original Message-----
> From: Guenter Roeck [mailto:linux at roeck-us.net]
> Sent: 2015?10?15? 22:25
> To: Hou Zhiqiang-B48286; linux-arm-kernel at lists.infradead.org;
> catalin.marinas at arm.com; will.deacon at arm.com; linux-i2c at vger.kernel.org;
> linux-watchdog at vger.kernel.org; linux-doc at vger.kernel.org; linux-
> clk at vger.kernel.org
> Cc: mark.rutland at arm.com; wsa at the-dreams.de; wim at iguana.be;
> corbet at lwn.net; mturquette at baylibre.com; sboyd at codeaurora.org; Hu
> Mingkai-B21284; Xie Shaohui-B21989; Wood Scott-B07421; Sharma Bhupesh-
> B45370; Song Wenbin-B53747
> Subject: Re: [PATCH V4 2/6] watchdog: Add support for Freescale
> Layerscape platforms
>
> On 10/15/2015 05:12 AM, Zhiqiang Hou wrote:
> > From: Shaohui Xie <Shaohui.Xie@freescale.com>
> >
> > Modify watchdog/Kconfig file to support Layerscape platforms.
> >
> > Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
> > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > ---
> > This patch has been acked in V3 by Guenter Roeck [linux at roeck-us.net].
> >
> Here it is again, but if there is no change, please just add the Ack to
> subsequent versions of the patch.
>
Ok, thanks.
> Acked-by: Guenter Roeck <linux@roeck-us.net>
>
>
> > V4: V3 V2
> > - No change.
> >
> > drivers/watchdog/Kconfig | 2 +-
> > 1 file changed, 1 insertion(+), 1 deletion(-)
> >
> > diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig index
> > 79e1aa1..448dbaf 100644
> > --- a/drivers/watchdog/Kconfig
> > +++ b/drivers/watchdog/Kconfig
> > @@ -446,7 +446,7 @@ config MAX63XX_WATCHDOG
> >
> > config IMX2_WDT
> > tristate "IMX2+ Watchdog"
> > - depends on ARCH_MXC
> > + depends on ARCH_MXC || ARCH_LAYERSCAPE
> > select REGMAP_MMIO
> > select WATCHDOG_CORE
> > help
> >
Thanks,
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread
* RE: [PATCH V4 2/6] watchdog: Add support for Freescale Layerscape platforms
@ 2015-10-16 2:44 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 2:44 UTC (permalink / raw)
To: Guenter Roeck, linux-arm-kernel@lists.infradead.org,
catalin.marinas@arm.com, will.deacon@arm.com,
linux-i2c@vger.kernel.org, linux-watchdog@vger.kernel.org,
linux-doc@vger.kernel.org, linux-clk@vger.kernel.org
Cc: mark.rutland@arm.com, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Scott Wood, Sharma Bhupesh, Wenbin Song
> -----Original Message-----
> From: Guenter Roeck [mailto:linux@roeck-us.net]
> Sent: 2015年10月15日 22:25
> To: Hou Zhiqiang-B48286; linux-arm-kernel@lists.infradead.org;
> catalin.marinas@arm.com; will.deacon@arm.com; linux-i2c@vger.kernel.org;
> linux-watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> clk@vger.kernel.org
> Cc: mark.rutland@arm.com; wsa@the-dreams.de; wim@iguana.be;
> corbet@lwn.net; mturquette@baylibre.com; sboyd@codeaurora.org; Hu
> Mingkai-B21284; Xie Shaohui-B21989; Wood Scott-B07421; Sharma Bhupesh-
> B45370; Song Wenbin-B53747
> Subject: Re: [PATCH V4 2/6] watchdog: Add support for Freescale
> Layerscape platforms
>
> On 10/15/2015 05:12 AM, Zhiqiang Hou wrote:
> > From: Shaohui Xie <Shaohui.Xie@freescale.com>
> >
> > Modify watchdog/Kconfig file to support Layerscape platforms.
> >
> > Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
> > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > ---
> > This patch has been acked in V3 by Guenter Roeck [linux@roeck-us.net].
> >
> Here it is again, but if there is no change, please just add the Ack to
> subsequent versions of the patch.
>
Ok, thanks.
> Acked-by: Guenter Roeck <linux@roeck-us.net>
>
>
> > V4: V3 V2
> > - No change.
> >
> > drivers/watchdog/Kconfig | 2 +-
> > 1 file changed, 1 insertion(+), 1 deletion(-)
> >
> > diff --git a/drivers/watchdog/Kconfig b/drivers/watchdog/Kconfig index
> > 79e1aa1..448dbaf 100644
> > --- a/drivers/watchdog/Kconfig
> > +++ b/drivers/watchdog/Kconfig
> > @@ -446,7 +446,7 @@ config MAX63XX_WATCHDOG
> >
> > config IMX2_WDT
> > tristate "IMX2+ Watchdog"
> > - depends on ARCH_MXC
> > + depends on ARCH_MXC || ARCH_LAYERSCAPE
> > select REGMAP_MMIO
> > select WATCHDOG_CORE
> > help
> >
Thanks,
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 3/6] Documentation: DT: Add entry for FSL LS1043ARDB board
2015-10-15 12:12 ` Zhiqiang Hou
(?)
@ 2015-10-15 12:12 ` Zhiqiang Hou
-1 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286
From: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
V4: V3 V2
- No change.
Documentation/devicetree/bindings/arm/fsl.txt | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt
index 34c88b0..752a685 100644
--- a/Documentation/devicetree/bindings/arm/fsl.txt
+++ b/Documentation/devicetree/bindings/arm/fsl.txt
@@ -131,6 +131,10 @@ Example:
Freescale ARMv8 based Layerscape SoC family Device Tree Bindings
----------------------------------------------------------------
+LS1043A ARMv8 based RDB Board
+Required root node properties:
+ - compatible = "fsl,ls1043a-rdb", "fsl,ls1043a";
+
LS2080A ARMv8 based Simulator model
Required root node properties:
- compatible = "fsl,ls2080a-simu", "fsl,ls2080a";
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* [PATCH V4 3/6] Documentation: DT: Add entry for FSL LS1043ARDB board
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel
From: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
V4: V3 V2
- No change.
Documentation/devicetree/bindings/arm/fsl.txt | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt
index 34c88b0..752a685 100644
--- a/Documentation/devicetree/bindings/arm/fsl.txt
+++ b/Documentation/devicetree/bindings/arm/fsl.txt
@@ -131,6 +131,10 @@ Example:
Freescale ARMv8 based Layerscape SoC family Device Tree Bindings
----------------------------------------------------------------
+LS1043A ARMv8 based RDB Board
+Required root node properties:
+ - compatible = "fsl,ls1043a-rdb", "fsl,ls1043a";
+
LS2080A ARMv8 based Simulator model
Required root node properties:
- compatible = "fsl,ls2080a-simu", "fsl,ls2080a";
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* [PATCH V4 3/6] Documentation: DT: Add entry for FSL LS1043ARDB board
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, B48286, Shaohui.Xie, corbet, bhupesh.sharma,
mturquette, wsa, sboyd, wim, Wenbin.Song, scottwood, Mingkai.Hu,
linux
From: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
V4: V3 V2
- No change.
Documentation/devicetree/bindings/arm/fsl.txt | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt
index 34c88b0..752a685 100644
--- a/Documentation/devicetree/bindings/arm/fsl.txt
+++ b/Documentation/devicetree/bindings/arm/fsl.txt
@@ -131,6 +131,10 @@ Example:
Freescale ARMv8 based Layerscape SoC family Device Tree Bindings
----------------------------------------------------------------
+LS1043A ARMv8 based RDB Board
+Required root node properties:
+ - compatible = "fsl,ls1043a-rdb", "fsl,ls1043a";
+
LS2080A ARMv8 based Simulator model
Required root node properties:
- compatible = "fsl,ls2080a-simu", "fsl,ls2080a";
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread
* [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
2015-10-15 12:12 ` Zhiqiang Hou
(?)
@ 2015-10-15 12:12 ` Zhiqiang Hou
-1 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286, Li Yang
From: Mingkai Hu <Mingkai.Hu@freescale.com>
LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
similar to LS1021a which complies to Chassis 2.1 spec.
Following levels of DTSI/DTS files have been created for the
LS1043A SoC family:
- fsl-ls1043a.dtsi:
DTS-Include file for FSL LS1043A SoC.
Signed-off-by: Li Yang <leoli@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
---
V4:
- Add soc node with simple-bus compatible.
- Add property interrupt-affinity for armv8 pmuv3 node.
V3:
- Add device tree node for SATA.
- Remove properity enable-method for all cpu node.
Remove reserved memory region for spin-table.
V2:
- Add secondary core boot method.
- Move out the sysclk node from the clockgen node.
- Correct the reg size of GICC.
arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525 +++++++++++++++++++++++++
1 file changed, 525 insertions(+)
create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
new file mode 100644
index 0000000..1a5bf79
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
@@ -0,0 +1,525 @@
+/*
+ * Device Tree Include file for Freescale Layerscape-1043A family SoC.
+ *
+ * Copyright 2014-2015, Freescale Semiconductor
+ *
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ * a) This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of the
+ * License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ * b) Permission is hereby granted, free of charge, to any person
+ * obtaining a copy of this software and associated documentation
+ * files (the "Software"), to deal in the Software without
+ * restriction, including without limitation the rights to use,
+ * copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following
+ * conditions:
+ *
+ * The above copyright notice and this permission notice shall be
+ * included in all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/ {
+ compatible = "fsl,ls1043a";
+ interrupt-parent = <&gic>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ cpus {
+ #address-cells = <2>;
+ #size-cells = <0>;
+
+ /*
+ * We expect the enable-method for cpu's to be "psci", but this
+ * is dependent on the SoC FW, which will fill this in.
+ *
+ * Currently supported enable-method is psci v0.2
+ */
+ cpu0: cpu@0 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x0>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu1: cpu@1 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x1>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu2: cpu@2 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x2>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu3: cpu@3 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x3>;
+ clocks = <&clockgen 1 0>;
+ };
+ };
+
+ memory@80000000 {
+ device_type = "memory";
+ reg = <0x0 0x80000000 0 0x80000000>;
+ /* DRAM space 1, size: 2GiB DRAM */
+ };
+
+ sysclk: sysclk {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <100000000>;
+ clock-output-names = "sysclk";
+ };
+
+ soc {
+ compatible = "simple-bus";
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ clockgen: clocking@1ee1000 {
+ compatible = "fsl,ls1043a-clockgen";
+ reg = <0x0 0x1ee1000 0x0 0x1000>;
+ #clock-cells = <2>;
+ clocks = <&sysclk>;
+ };
+
+ timer {
+ compatible = "arm,armv8-timer";
+ interrupts = <1 13 0x1>, /* Physical Secure PPI */
+ <1 14 0x1>, /* Physical Non-Secure PPI */
+ <1 11 0x1>, /* Virtual PPI */
+ <1 10 0x1>; /* Hypervisor PPI */
+ };
+
+ pmu {
+ compatible = "arm,armv8-pmuv3";
+ interrupts = <0 106 0x4>,
+ <0 107 0x4>,
+ <0 95 0x4>,
+ <0 97 0x4>;
+ interrupt-affinity = <&cpu0>,
+ <&cpu1>,
+ <&cpu2>,
+ <&cpu3>;
+ };
+
+ gic: interrupt-controller@1400000 {
+ compatible = "arm,gic-400";
+ #interrupt-cells = <3>;
+ interrupt-controller;
+ reg = <0x0 0x1401000 0 0x1000>, /* GICD */
+ <0x0 0x1402000 0 0x2000>, /* GICC */
+ <0x0 0x1404000 0 0x2000>, /* GICH */
+ <0x0 0x1406000 0 0x2000>; /* GICV */
+ interrupts = <1 9 0xf08>;
+ };
+
+ scfg: scfg@1570000 {
+ compatible = "fsl,ls1043a-scfg", "syscon";
+ reg = <0x0 0x1570000 0x0 0x10000>;
+ big-endian;
+ };
+
+ dcfg: dcfg@1ee0000 {
+ compatible = "fsl,ls1043a-dcfg", "syscon";
+ reg = <0x0 0x1ee0000 0x0 0x10000>;
+ };
+
+ ifc: ifc@1530000 {
+ compatible = "fsl,ifc", "simple-bus";
+ reg = <0x0 0x1530000 0x0 0x10000>;
+ interrupts = <0 43 0x4>;
+ };
+
+ esdhc: esdhc@1560000 {
+ compatible = "fsl,ls1043a-esdhc", "fsl,esdhc";
+ reg = <0x0 0x1560000 0x0 0x10000>;
+ interrupts = <0 62 0x4>;
+ clock-frequency = <0>;
+ voltage-ranges = <1800 1800 3300 3300>;
+ sdhci,auto-cmd12;
+ big-endian;
+ bus-width = <4>;
+ };
+
+ dspi0: dspi@2100000 {
+ compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2100000 0x0 0x10000>;
+ interrupts = <0 64 0x4>;
+ clock-names = "dspi";
+ clocks = <&clockgen 4 0>;
+ spi-num-chipselects = <5>;
+ big-endian;
+ status = "disabled";
+ };
+
+ dspi1: dspi@2110000 {
+ compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2110000 0x0 0x10000>;
+ interrupts = <0 65 0x4>;
+ clock-names = "dspi";
+ clocks = <&clockgen 4 0>;
+ spi-num-chipselects = <5>;
+ big-endian;
+ status = "disabled";
+ };
+
+ i2c0: i2c@2180000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2180000 0x0 0x10000>;
+ interrupts = <0 56 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ dmas = <&edma0 1 39>,
+ <&edma0 1 38>;
+ dma-names = "tx", "rx";
+ status = "disabled";
+ };
+
+ i2c1: i2c@2190000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2190000 0x0 0x10000>;
+ interrupts = <0 57 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ i2c2: i2c@21a0000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x21a0000 0x0 0x10000>;
+ interrupts = <0 58 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ i2c3: i2c@21b0000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x21b0000 0x0 0x10000>;
+ interrupts = <0 59 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ duart0: serial@21c0500 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x00 0x21c0500 0x0 0x100>;
+ interrupts = <0 54 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart1: serial@21c0600 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x00 0x21c0600 0x0 0x100>;
+ interrupts = <0 54 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart2: serial@21d0500 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x0 0x21d0500 0x0 0x100>;
+ interrupts = <0 55 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart3: serial@21d0600 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x0 0x21d0600 0x0 0x100>;
+ interrupts = <0 55 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ gpio1: gpio@2300000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2300000 0x0 0x10000>;
+ interrupts = <0 66 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio2: gpio@2310000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2310000 0x0 0x10000>;
+ interrupts = <0 67 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio3: gpio@2320000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2320000 0x0 0x10000>;
+ interrupts = <0 68 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio4: gpio@2330000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2330000 0x0 0x10000>;
+ interrupts = <0 134 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ lpuart0: serial@2950000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2950000 0x0 0x1000>;
+ interrupts = <0 48 0x4>;
+ clocks = <&clockgen 0 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart1: serial@2960000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2960000 0x0 0x1000>;
+ interrupts = <0 49 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart2: serial@2970000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2970000 0x0 0x1000>;
+ interrupts = <0 50 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart3: serial@2980000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2980000 0x0 0x1000>;
+ interrupts = <0 51 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart4: serial@2990000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2990000 0x0 0x1000>;
+ interrupts = <0 52 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart5: serial@29a0000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x29a0000 0x0 0x1000>;
+ interrupts = <0 53 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ wdog0: wdog@2ad0000 {
+ compatible = "fsl,ls1043a-wdt", "fsl,imx21-wdt";
+ reg = <0x0 0x2ad0000 0x0 0x10000>;
+ interrupts = <0 83 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "wdog";
+ big-endian;
+ };
+
+ edma0: edma@2c00000 {
+ #dma-cells = <2>;
+ compatible = "fsl,vf610-edma";
+ reg = <0x0 0x2c00000 0x0 0x10000>,
+ <0x0 0x2c10000 0x0 0x10000>,
+ <0x0 0x2c20000 0x0 0x10000>;
+ interrupts = <0 103 0x4>,
+ <0 103 0x4>;
+ interrupt-names = "edma-tx", "edma-err";
+ dma-channels = <32>;
+ big-endian;
+ clock-names = "dmamux0", "dmamux1";
+ clocks = <&clockgen 4 0>,
+ <&clockgen 4 0>;
+ };
+
+ usb0: usb3@2f00000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x2f00000 0x0 0x10000>;
+ interrupts = <0 60 0x4>;
+ dr_mode = "host";
+ };
+
+ usb1: usb3@3000000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x3000000 0x0 0x10000>;
+ interrupts = <0 61 0x4>;
+ dr_mode = "host";
+ };
+
+ usb2: usb3@3100000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x3100000 0x0 0x10000>;
+ interrupts = <0 63 0x4>;
+ dr_mode = "host";
+ };
+
+ sata: sata@3200000 {
+ compatible = "fsl,ls1043a-ahci", "fsl,ls1021a-ahci";
+ reg = <0x0 0x3200000 0x0 0x10000>;
+ interrupts = <0 69 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ msi1: msi-controller1@1571000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1571000 0x0 0x4>,
+ <0x0 0x1571004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 116 0x4>;
+ };
+
+ msi2: msi-controller2@1572000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1572000 0x0 0x4>,
+ <0x0 0x1572004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 126 0x4>;
+ };
+
+ msi3: msi-controller3@1573000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1573000 0x0 0x4>,
+ <0x0 0x1573004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 160 0x4>;
+ };
+
+ pcie@3400000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */
+ 0x40 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 118 0x4>, /* controller interrupt */
+ <0 117 0x4>; /* PME interrupt */
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <4>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi1>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 110 0x4>,
+ <0000 0 0 2 &gic 0 111 0x4>,
+ <0000 0 0 3 &gic 0 112 0x4>,
+ <0000 0 0 4 &gic 0 113 0x4>;
+ };
+
+ pcie@3500000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */
+ 0x48 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 128 0x4>,
+ <0 127 0x4>;
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <2>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi2>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 120 0x4>,
+ <0000 0 0 2 &gic 0 121 0x4>,
+ <0000 0 0 3 &gic 0 122 0x4>,
+ <0000 0 0 4 &gic 0 123 0x4>;
+ };
+
+ pcie@3600000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */
+ 0x50 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 162 0x4>,
+ <0 161 0x4>;
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <2>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi3>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 154 0x4>,
+ <0000 0 0 2 &gic 0 155 0x4>,
+ <0000 0 0 3 &gic 0 156 0x4>,
+ <0000 0 0 4 &gic 0 157 0x4>;
+ };
+ };
+
+};
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel
From: Mingkai Hu <Mingkai.Hu@freescale.com>
LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
similar to LS1021a which complies to Chassis 2.1 spec.
Following levels of DTSI/DTS files have been created for the
LS1043A SoC family:
- fsl-ls1043a.dtsi:
DTS-Include file for FSL LS1043A SoC.
Signed-off-by: Li Yang <leoli@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
---
V4:
- Add soc node with simple-bus compatible.
- Add property interrupt-affinity for armv8 pmuv3 node.
V3:
- Add device tree node for SATA.
- Remove properity enable-method for all cpu node.
Remove reserved memory region for spin-table.
V2:
- Add secondary core boot method.
- Move out the sysclk node from the clockgen node.
- Correct the reg size of GICC.
arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525 +++++++++++++++++++++++++
1 file changed, 525 insertions(+)
create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
new file mode 100644
index 0000000..1a5bf79
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
@@ -0,0 +1,525 @@
+/*
+ * Device Tree Include file for Freescale Layerscape-1043A family SoC.
+ *
+ * Copyright 2014-2015, Freescale Semiconductor
+ *
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ * a) This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of the
+ * License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ * b) Permission is hereby granted, free of charge, to any person
+ * obtaining a copy of this software and associated documentation
+ * files (the "Software"), to deal in the Software without
+ * restriction, including without limitation the rights to use,
+ * copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following
+ * conditions:
+ *
+ * The above copyright notice and this permission notice shall be
+ * included in all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/ {
+ compatible = "fsl,ls1043a";
+ interrupt-parent = <&gic>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ cpus {
+ #address-cells = <2>;
+ #size-cells = <0>;
+
+ /*
+ * We expect the enable-method for cpu's to be "psci", but this
+ * is dependent on the SoC FW, which will fill this in.
+ *
+ * Currently supported enable-method is psci v0.2
+ */
+ cpu0: cpu at 0 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x0>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu1: cpu at 1 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x1>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu2: cpu at 2 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x2>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu3: cpu at 3 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x3>;
+ clocks = <&clockgen 1 0>;
+ };
+ };
+
+ memory at 80000000 {
+ device_type = "memory";
+ reg = <0x0 0x80000000 0 0x80000000>;
+ /* DRAM space 1, size: 2GiB DRAM */
+ };
+
+ sysclk: sysclk {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <100000000>;
+ clock-output-names = "sysclk";
+ };
+
+ soc {
+ compatible = "simple-bus";
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ clockgen: clocking at 1ee1000 {
+ compatible = "fsl,ls1043a-clockgen";
+ reg = <0x0 0x1ee1000 0x0 0x1000>;
+ #clock-cells = <2>;
+ clocks = <&sysclk>;
+ };
+
+ timer {
+ compatible = "arm,armv8-timer";
+ interrupts = <1 13 0x1>, /* Physical Secure PPI */
+ <1 14 0x1>, /* Physical Non-Secure PPI */
+ <1 11 0x1>, /* Virtual PPI */
+ <1 10 0x1>; /* Hypervisor PPI */
+ };
+
+ pmu {
+ compatible = "arm,armv8-pmuv3";
+ interrupts = <0 106 0x4>,
+ <0 107 0x4>,
+ <0 95 0x4>,
+ <0 97 0x4>;
+ interrupt-affinity = <&cpu0>,
+ <&cpu1>,
+ <&cpu2>,
+ <&cpu3>;
+ };
+
+ gic: interrupt-controller at 1400000 {
+ compatible = "arm,gic-400";
+ #interrupt-cells = <3>;
+ interrupt-controller;
+ reg = <0x0 0x1401000 0 0x1000>, /* GICD */
+ <0x0 0x1402000 0 0x2000>, /* GICC */
+ <0x0 0x1404000 0 0x2000>, /* GICH */
+ <0x0 0x1406000 0 0x2000>; /* GICV */
+ interrupts = <1 9 0xf08>;
+ };
+
+ scfg: scfg at 1570000 {
+ compatible = "fsl,ls1043a-scfg", "syscon";
+ reg = <0x0 0x1570000 0x0 0x10000>;
+ big-endian;
+ };
+
+ dcfg: dcfg at 1ee0000 {
+ compatible = "fsl,ls1043a-dcfg", "syscon";
+ reg = <0x0 0x1ee0000 0x0 0x10000>;
+ };
+
+ ifc: ifc at 1530000 {
+ compatible = "fsl,ifc", "simple-bus";
+ reg = <0x0 0x1530000 0x0 0x10000>;
+ interrupts = <0 43 0x4>;
+ };
+
+ esdhc: esdhc at 1560000 {
+ compatible = "fsl,ls1043a-esdhc", "fsl,esdhc";
+ reg = <0x0 0x1560000 0x0 0x10000>;
+ interrupts = <0 62 0x4>;
+ clock-frequency = <0>;
+ voltage-ranges = <1800 1800 3300 3300>;
+ sdhci,auto-cmd12;
+ big-endian;
+ bus-width = <4>;
+ };
+
+ dspi0: dspi at 2100000 {
+ compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2100000 0x0 0x10000>;
+ interrupts = <0 64 0x4>;
+ clock-names = "dspi";
+ clocks = <&clockgen 4 0>;
+ spi-num-chipselects = <5>;
+ big-endian;
+ status = "disabled";
+ };
+
+ dspi1: dspi at 2110000 {
+ compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2110000 0x0 0x10000>;
+ interrupts = <0 65 0x4>;
+ clock-names = "dspi";
+ clocks = <&clockgen 4 0>;
+ spi-num-chipselects = <5>;
+ big-endian;
+ status = "disabled";
+ };
+
+ i2c0: i2c at 2180000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2180000 0x0 0x10000>;
+ interrupts = <0 56 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ dmas = <&edma0 1 39>,
+ <&edma0 1 38>;
+ dma-names = "tx", "rx";
+ status = "disabled";
+ };
+
+ i2c1: i2c at 2190000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2190000 0x0 0x10000>;
+ interrupts = <0 57 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ i2c2: i2c at 21a0000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x21a0000 0x0 0x10000>;
+ interrupts = <0 58 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ i2c3: i2c at 21b0000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x21b0000 0x0 0x10000>;
+ interrupts = <0 59 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ duart0: serial at 21c0500 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x00 0x21c0500 0x0 0x100>;
+ interrupts = <0 54 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart1: serial at 21c0600 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x00 0x21c0600 0x0 0x100>;
+ interrupts = <0 54 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart2: serial at 21d0500 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x0 0x21d0500 0x0 0x100>;
+ interrupts = <0 55 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart3: serial at 21d0600 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x0 0x21d0600 0x0 0x100>;
+ interrupts = <0 55 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ gpio1: gpio at 2300000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2300000 0x0 0x10000>;
+ interrupts = <0 66 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio2: gpio at 2310000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2310000 0x0 0x10000>;
+ interrupts = <0 67 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio3: gpio at 2320000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2320000 0x0 0x10000>;
+ interrupts = <0 68 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio4: gpio at 2330000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2330000 0x0 0x10000>;
+ interrupts = <0 134 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ lpuart0: serial at 2950000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2950000 0x0 0x1000>;
+ interrupts = <0 48 0x4>;
+ clocks = <&clockgen 0 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart1: serial at 2960000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2960000 0x0 0x1000>;
+ interrupts = <0 49 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart2: serial at 2970000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2970000 0x0 0x1000>;
+ interrupts = <0 50 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart3: serial at 2980000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2980000 0x0 0x1000>;
+ interrupts = <0 51 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart4: serial at 2990000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2990000 0x0 0x1000>;
+ interrupts = <0 52 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart5: serial at 29a0000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x29a0000 0x0 0x1000>;
+ interrupts = <0 53 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ wdog0: wdog at 2ad0000 {
+ compatible = "fsl,ls1043a-wdt", "fsl,imx21-wdt";
+ reg = <0x0 0x2ad0000 0x0 0x10000>;
+ interrupts = <0 83 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "wdog";
+ big-endian;
+ };
+
+ edma0: edma at 2c00000 {
+ #dma-cells = <2>;
+ compatible = "fsl,vf610-edma";
+ reg = <0x0 0x2c00000 0x0 0x10000>,
+ <0x0 0x2c10000 0x0 0x10000>,
+ <0x0 0x2c20000 0x0 0x10000>;
+ interrupts = <0 103 0x4>,
+ <0 103 0x4>;
+ interrupt-names = "edma-tx", "edma-err";
+ dma-channels = <32>;
+ big-endian;
+ clock-names = "dmamux0", "dmamux1";
+ clocks = <&clockgen 4 0>,
+ <&clockgen 4 0>;
+ };
+
+ usb0: usb3 at 2f00000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x2f00000 0x0 0x10000>;
+ interrupts = <0 60 0x4>;
+ dr_mode = "host";
+ };
+
+ usb1: usb3 at 3000000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x3000000 0x0 0x10000>;
+ interrupts = <0 61 0x4>;
+ dr_mode = "host";
+ };
+
+ usb2: usb3 at 3100000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x3100000 0x0 0x10000>;
+ interrupts = <0 63 0x4>;
+ dr_mode = "host";
+ };
+
+ sata: sata at 3200000 {
+ compatible = "fsl,ls1043a-ahci", "fsl,ls1021a-ahci";
+ reg = <0x0 0x3200000 0x0 0x10000>;
+ interrupts = <0 69 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ msi1: msi-controller1 at 1571000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1571000 0x0 0x4>,
+ <0x0 0x1571004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 116 0x4>;
+ };
+
+ msi2: msi-controller2 at 1572000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1572000 0x0 0x4>,
+ <0x0 0x1572004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 126 0x4>;
+ };
+
+ msi3: msi-controller3 at 1573000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1573000 0x0 0x4>,
+ <0x0 0x1573004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 160 0x4>;
+ };
+
+ pcie at 3400000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */
+ 0x40 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 118 0x4>, /* controller interrupt */
+ <0 117 0x4>; /* PME interrupt */
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <4>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi1>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 110 0x4>,
+ <0000 0 0 2 &gic 0 111 0x4>,
+ <0000 0 0 3 &gic 0 112 0x4>,
+ <0000 0 0 4 &gic 0 113 0x4>;
+ };
+
+ pcie at 3500000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */
+ 0x48 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 128 0x4>,
+ <0 127 0x4>;
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <2>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi2>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 120 0x4>,
+ <0000 0 0 2 &gic 0 121 0x4>,
+ <0000 0 0 3 &gic 0 122 0x4>,
+ <0000 0 0 4 &gic 0 123 0x4>;
+ };
+
+ pcie at 3600000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */
+ 0x50 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 162 0x4>,
+ <0 161 0x4>;
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <2>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi3>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 154 0x4>,
+ <0000 0 0 2 &gic 0 155 0x4>,
+ <0000 0 0 3 &gic 0 156 0x4>,
+ <0000 0 0 4 &gic 0 157 0x4>;
+ };
+ };
+
+};
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-15 12:12 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:12 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286, Li Yang
From: Mingkai Hu <Mingkai.Hu@freescale.com>
LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
similar to LS1021a which complies to Chassis 2.1 spec.
Following levels of DTSI/DTS files have been created for the
LS1043A SoC family:
- fsl-ls1043a.dtsi:
DTS-Include file for FSL LS1043A SoC.
Signed-off-by: Li Yang <leoli@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
---
V4:
- Add soc node with simple-bus compatible.
- Add property interrupt-affinity for armv8 pmuv3 node.
V3:
- Add device tree node for SATA.
- Remove properity enable-method for all cpu node.
Remove reserved memory region for spin-table.
V2:
- Add secondary core boot method.
- Move out the sysclk node from the clockgen node.
- Correct the reg size of GICC.
arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525 +++++++++++++++++++++++++
1 file changed, 525 insertions(+)
create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
new file mode 100644
index 0000000..1a5bf79
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
@@ -0,0 +1,525 @@
+/*
+ * Device Tree Include file for Freescale Layerscape-1043A family SoC.
+ *
+ * Copyright 2014-2015, Freescale Semiconductor
+ *
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ * a) This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of the
+ * License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ * b) Permission is hereby granted, free of charge, to any person
+ * obtaining a copy of this software and associated documentation
+ * files (the "Software"), to deal in the Software without
+ * restriction, including without limitation the rights to use,
+ * copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following
+ * conditions:
+ *
+ * The above copyright notice and this permission notice shall be
+ * included in all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/ {
+ compatible = "fsl,ls1043a";
+ interrupt-parent = <&gic>;
+ #address-cells = <2>;
+ #size-cells = <2>;
+
+ cpus {
+ #address-cells = <2>;
+ #size-cells = <0>;
+
+ /*
+ * We expect the enable-method for cpu's to be "psci", but this
+ * is dependent on the SoC FW, which will fill this in.
+ *
+ * Currently supported enable-method is psci v0.2
+ */
+ cpu0: cpu@0 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x0>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu1: cpu@1 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x1>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu2: cpu@2 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x2>;
+ clocks = <&clockgen 1 0>;
+ };
+
+ cpu3: cpu@3 {
+ device_type = "cpu";
+ compatible = "arm,cortex-a53";
+ reg = <0x0 0x3>;
+ clocks = <&clockgen 1 0>;
+ };
+ };
+
+ memory@80000000 {
+ device_type = "memory";
+ reg = <0x0 0x80000000 0 0x80000000>;
+ /* DRAM space 1, size: 2GiB DRAM */
+ };
+
+ sysclk: sysclk {
+ compatible = "fixed-clock";
+ #clock-cells = <0>;
+ clock-frequency = <100000000>;
+ clock-output-names = "sysclk";
+ };
+
+ soc {
+ compatible = "simple-bus";
+ #address-cells = <2>;
+ #size-cells = <2>;
+ ranges;
+
+ clockgen: clocking@1ee1000 {
+ compatible = "fsl,ls1043a-clockgen";
+ reg = <0x0 0x1ee1000 0x0 0x1000>;
+ #clock-cells = <2>;
+ clocks = <&sysclk>;
+ };
+
+ timer {
+ compatible = "arm,armv8-timer";
+ interrupts = <1 13 0x1>, /* Physical Secure PPI */
+ <1 14 0x1>, /* Physical Non-Secure PPI */
+ <1 11 0x1>, /* Virtual PPI */
+ <1 10 0x1>; /* Hypervisor PPI */
+ };
+
+ pmu {
+ compatible = "arm,armv8-pmuv3";
+ interrupts = <0 106 0x4>,
+ <0 107 0x4>,
+ <0 95 0x4>,
+ <0 97 0x4>;
+ interrupt-affinity = <&cpu0>,
+ <&cpu1>,
+ <&cpu2>,
+ <&cpu3>;
+ };
+
+ gic: interrupt-controller@1400000 {
+ compatible = "arm,gic-400";
+ #interrupt-cells = <3>;
+ interrupt-controller;
+ reg = <0x0 0x1401000 0 0x1000>, /* GICD */
+ <0x0 0x1402000 0 0x2000>, /* GICC */
+ <0x0 0x1404000 0 0x2000>, /* GICH */
+ <0x0 0x1406000 0 0x2000>; /* GICV */
+ interrupts = <1 9 0xf08>;
+ };
+
+ scfg: scfg@1570000 {
+ compatible = "fsl,ls1043a-scfg", "syscon";
+ reg = <0x0 0x1570000 0x0 0x10000>;
+ big-endian;
+ };
+
+ dcfg: dcfg@1ee0000 {
+ compatible = "fsl,ls1043a-dcfg", "syscon";
+ reg = <0x0 0x1ee0000 0x0 0x10000>;
+ };
+
+ ifc: ifc@1530000 {
+ compatible = "fsl,ifc", "simple-bus";
+ reg = <0x0 0x1530000 0x0 0x10000>;
+ interrupts = <0 43 0x4>;
+ };
+
+ esdhc: esdhc@1560000 {
+ compatible = "fsl,ls1043a-esdhc", "fsl,esdhc";
+ reg = <0x0 0x1560000 0x0 0x10000>;
+ interrupts = <0 62 0x4>;
+ clock-frequency = <0>;
+ voltage-ranges = <1800 1800 3300 3300>;
+ sdhci,auto-cmd12;
+ big-endian;
+ bus-width = <4>;
+ };
+
+ dspi0: dspi@2100000 {
+ compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2100000 0x0 0x10000>;
+ interrupts = <0 64 0x4>;
+ clock-names = "dspi";
+ clocks = <&clockgen 4 0>;
+ spi-num-chipselects = <5>;
+ big-endian;
+ status = "disabled";
+ };
+
+ dspi1: dspi@2110000 {
+ compatible = "fsl,ls1043a-dspi", "fsl,ls1021a-v1.0-dspi";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2110000 0x0 0x10000>;
+ interrupts = <0 65 0x4>;
+ clock-names = "dspi";
+ clocks = <&clockgen 4 0>;
+ spi-num-chipselects = <5>;
+ big-endian;
+ status = "disabled";
+ };
+
+ i2c0: i2c@2180000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2180000 0x0 0x10000>;
+ interrupts = <0 56 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ dmas = <&edma0 1 39>,
+ <&edma0 1 38>;
+ dma-names = "tx", "rx";
+ status = "disabled";
+ };
+
+ i2c1: i2c@2190000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x2190000 0x0 0x10000>;
+ interrupts = <0 57 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ i2c2: i2c@21a0000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x21a0000 0x0 0x10000>;
+ interrupts = <0 58 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ i2c3: i2c@21b0000 {
+ compatible = "fsl,vf610-i2c";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ reg = <0x0 0x21b0000 0x0 0x10000>;
+ interrupts = <0 59 0x4>;
+ clock-names = "i2c";
+ clocks = <&clockgen 4 0>;
+ status = "disabled";
+ };
+
+ duart0: serial@21c0500 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x00 0x21c0500 0x0 0x100>;
+ interrupts = <0 54 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart1: serial@21c0600 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x00 0x21c0600 0x0 0x100>;
+ interrupts = <0 54 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart2: serial@21d0500 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x0 0x21d0500 0x0 0x100>;
+ interrupts = <0 55 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ duart3: serial@21d0600 {
+ compatible = "fsl,ns16550", "ns16550a";
+ reg = <0x0 0x21d0600 0x0 0x100>;
+ interrupts = <0 55 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ gpio1: gpio@2300000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2300000 0x0 0x10000>;
+ interrupts = <0 66 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio2: gpio@2310000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2310000 0x0 0x10000>;
+ interrupts = <0 67 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio3: gpio@2320000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2320000 0x0 0x10000>;
+ interrupts = <0 68 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ gpio4: gpio@2330000 {
+ compatible = "fsl,ls1043a-gpio";
+ reg = <0x0 0x2330000 0x0 0x10000>;
+ interrupts = <0 134 0x4>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+
+ lpuart0: serial@2950000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2950000 0x0 0x1000>;
+ interrupts = <0 48 0x4>;
+ clocks = <&clockgen 0 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart1: serial@2960000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2960000 0x0 0x1000>;
+ interrupts = <0 49 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart2: serial@2970000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2970000 0x0 0x1000>;
+ interrupts = <0 50 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart3: serial@2980000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2980000 0x0 0x1000>;
+ interrupts = <0 51 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart4: serial@2990000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x2990000 0x0 0x1000>;
+ interrupts = <0 52 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ lpuart5: serial@29a0000 {
+ compatible = "fsl,ls1021a-lpuart";
+ reg = <0x0 0x29a0000 0x0 0x1000>;
+ interrupts = <0 53 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "ipg";
+ status = "disabled";
+ };
+
+ wdog0: wdog@2ad0000 {
+ compatible = "fsl,ls1043a-wdt", "fsl,imx21-wdt";
+ reg = <0x0 0x2ad0000 0x0 0x10000>;
+ interrupts = <0 83 0x4>;
+ clocks = <&clockgen 4 0>;
+ clock-names = "wdog";
+ big-endian;
+ };
+
+ edma0: edma@2c00000 {
+ #dma-cells = <2>;
+ compatible = "fsl,vf610-edma";
+ reg = <0x0 0x2c00000 0x0 0x10000>,
+ <0x0 0x2c10000 0x0 0x10000>,
+ <0x0 0x2c20000 0x0 0x10000>;
+ interrupts = <0 103 0x4>,
+ <0 103 0x4>;
+ interrupt-names = "edma-tx", "edma-err";
+ dma-channels = <32>;
+ big-endian;
+ clock-names = "dmamux0", "dmamux1";
+ clocks = <&clockgen 4 0>,
+ <&clockgen 4 0>;
+ };
+
+ usb0: usb3@2f00000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x2f00000 0x0 0x10000>;
+ interrupts = <0 60 0x4>;
+ dr_mode = "host";
+ };
+
+ usb1: usb3@3000000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x3000000 0x0 0x10000>;
+ interrupts = <0 61 0x4>;
+ dr_mode = "host";
+ };
+
+ usb2: usb3@3100000 {
+ compatible = "snps,dwc3";
+ reg = <0x0 0x3100000 0x0 0x10000>;
+ interrupts = <0 63 0x4>;
+ dr_mode = "host";
+ };
+
+ sata: sata@3200000 {
+ compatible = "fsl,ls1043a-ahci", "fsl,ls1021a-ahci";
+ reg = <0x0 0x3200000 0x0 0x10000>;
+ interrupts = <0 69 0x4>;
+ clocks = <&clockgen 4 0>;
+ };
+
+ msi1: msi-controller1@1571000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1571000 0x0 0x4>,
+ <0x0 0x1571004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 116 0x4>;
+ };
+
+ msi2: msi-controller2@1572000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1572000 0x0 0x4>,
+ <0x0 0x1572004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 126 0x4>;
+ };
+
+ msi3: msi-controller3@1573000 {
+ compatible = "fsl,1s1043a-msi";
+ reg = <0x0 0x1573000 0x0 0x4>,
+ <0x0 0x1573004 0x0 0x4>;
+ reg-names = "msiir", "msir";
+ msi-controller;
+ interrupts = <0 160 0x4>;
+ };
+
+ pcie@3400000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03400000 0x0 0x00100000 /* controller registers */
+ 0x40 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 118 0x4>, /* controller interrupt */
+ <0 117 0x4>; /* PME interrupt */
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <4>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi1>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 110 0x4>,
+ <0000 0 0 2 &gic 0 111 0x4>,
+ <0000 0 0 3 &gic 0 112 0x4>,
+ <0000 0 0 4 &gic 0 113 0x4>;
+ };
+
+ pcie@3500000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03500000 0x0 0x00100000 /* controller registers */
+ 0x48 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 128 0x4>,
+ <0 127 0x4>;
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <2>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi2>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 120 0x4>,
+ <0000 0 0 2 &gic 0 121 0x4>,
+ <0000 0 0 3 &gic 0 122 0x4>,
+ <0000 0 0 4 &gic 0 123 0x4>;
+ };
+
+ pcie@3600000 {
+ compatible = "fsl,ls1043a-pcie", "snps,dw-pcie";
+ reg = <0x00 0x03600000 0x0 0x00100000 /* controller registers */
+ 0x50 0x00000000 0x0 0x00002000>; /* configuration space */
+ reg-names = "regs", "config";
+ interrupts = <0 162 0x4>,
+ <0 161 0x4>;
+ interrupt-names = "intr", "pme";
+ #address-cells = <3>;
+ #size-cells = <2>;
+ device_type = "pci";
+ num-lanes = <2>;
+ bus-range = <0x0 0xff>;
+ ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000 /* downstream I/O */
+ 0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
+ msi-parent = <&msi3>;
+ #interrupt-cells = <1>;
+ interrupt-map-mask = <0 0 0 7>;
+ interrupt-map = <0000 0 0 1 &gic 0 154 0x4>,
+ <0000 0 0 2 &gic 0 155 0x4>,
+ <0000 0 0 3 &gic 0 156 0x4>,
+ <0000 0 0 4 &gic 0 157 0x4>;
+ };
+ };
+
+};
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
2015-10-15 12:12 ` Zhiqiang Hou
(?)
@ 2015-10-15 20:45 ` Scott Wood
-1 siblings, 0 replies; 46+ messages in thread
From: Scott Wood @ 2015-10-15 20:45 UTC (permalink / raw)
To: Zhiqiang Hou
Cc: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk, mark.rutland, linux, wsa,
wim, corbet, mturquette, sboyd, Mingkai.Hu, Shaohui.Xie,
bhupesh.sharma, Wenbin.Song, Li Yang, Bhupesh Sharma
On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> From: Mingkai Hu <Mingkai.Hu@freescale.com>
>
> LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> similar to LS1021a which complies to Chassis 2.1 spec.
>
> Following levels of DTSI/DTS files have been created for the
> LS1043A SoC family:
>
> - fsl-ls1043a.dtsi:
> DTS-Include file for FSL LS1043A SoC.
>
> Signed-off-by: Li Yang <leoli@freescale.com>
> Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> ---
> V4:
> - Add soc node with simple-bus compatible.
> - Add property interrupt-affinity for armv8 pmuv3 node.
>
> V3:
> - Add device tree node for SATA.
> - Remove properity enable-method for all cpu node.
> Remove reserved memory region for spin-table.
>
> V2:
> - Add secondary core boot method.
> - Move out the sysclk node from the clockgen node.
> - Correct the reg size of GICC.
>
> arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> +++++++++++++++++++++++++
> 1 file changed, 525 insertions(+)
> create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
>
> diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> new file mode 100644
> index 0000000..1a5bf79
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> @@ -0,0 +1,525 @@
> +/*
> + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> + *
> + * Copyright 2014-2015, Freescale Semiconductor
> + *
> + * Mingkai Hu <Mingkai.hu@freescale.com>
> + *
> + * This file is dual-licensed: you can use it either under the terms
> + * of the GPLv2 or the X11 license, at your option. Note that this dual
> + * licensing only applies to this file, and not this project as a
> + * whole.
> + *
> + * a) This library is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of the
> + * License, or (at your option) any later version.
> + *
> + * This library is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * Or, alternatively,
> + *
> + * b) Permission is hereby granted, free of charge, to any person
> + * obtaining a copy of this software and associated documentation
> + * files (the "Software"), to deal in the Software without
> + * restriction, including without limitation the rights to use,
> + * copy, modify, merge, publish, distribute, sublicense, and/or
> + * sell copies of the Software, and to permit persons to whom the
> + * Software is furnished to do so, subject to the following
> + * conditions:
> + *
> + * The above copyright notice and this permission notice shall be
> + * included in all copies or substantial portions of the Software.
> + *
> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> + * OTHER DEALINGS IN THE SOFTWARE.
> + */
> +
> +/ {
> + compatible = "fsl,ls1043a";
> + interrupt-parent = <&gic>;
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + cpus {
> + #address-cells = <2>;
> + #size-cells = <0>;
> +
> + /*
> + * We expect the enable-method for cpu's to be "psci", but this
> + * is dependent on the SoC FW, which will fill this in.
> + *
> + * Currently supported enable-method is psci v0.2
> + */
> + cpu0: cpu@0{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x0>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu1: cpu@1{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x1>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu2: cpu@2{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x2>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu3: cpu@3{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x3>;
> + clocks = <&clockgen 1 0>;
> + };
> + };
> +
> + memory@80000000{
> + device_type = "memory";
> + reg = <0x0 0x80000000 0 0x80000000>;
> + /* DRAM space 1, size: 2GiB DRAM */
> + };
> +
> + sysclk: sysclk {
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + clock-frequency = <100000000>;
> + clock-output-names = "sysclk";
> + };
> +
> + soc {
> + compatible = "simple-bus";
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> +
> + clockgen: clocking@1ee1000{
> + compatible = "fsl,ls1043a-clockgen";
> + reg = <0x0 0x1ee1000 0x0 0x1000>;
> + #clock-cells = <2>;
> + clocks = <&sysclk>;
> + };
> +
> + timer {
> + compatible = "arm,armv8-timer";
> + interrupts = <1 13 0x1>, /* Physical Secure PPI */
> + <1 14 0x1>, /* Physical Non-Secure PPI */
> + <1 11 0x1>, /* Virtual PPI */
> + <1 10 0x1>; /* Hypervisor PPI */
> + };
> +
> + pmu {
> + compatible = "arm,armv8-pmuv3";
> + interrupts = <0 106 0x4>,
> + <0 107 0x4>,
> + <0 95 0x4>,
> + <0 97 0x4>;
> + interrupt-affinity = <&cpu0>,
> + <&cpu1>,
> + <&cpu2>,
> + <&cpu3>;
> + };
> +
> + gic: interrupt-controller@1400000{
> + compatible = "arm,gic-400";
> + #interrupt-cells = <3>;
> + interrupt-controller;
> + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> + <0x0 0x1402000 0 0x2000>, /* GICC */
> + <0x0 0x1404000 0 0x2000>, /* GICH */
> + <0x0 0x1406000 0 0x2000>; /* GICV */
> + interrupts = <1 9 0xf08>;
> + };
The recently posted ls2080 device tree patch puts pmu, gic, etc. under the
root node rather than the soc node. Where should they go? At least it
should be consistent...
-Scott
^ permalink raw reply [flat|nested] 46+ messages in thread* [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-15 20:45 ` Scott Wood
0 siblings, 0 replies; 46+ messages in thread
From: Scott Wood @ 2015-10-15 20:45 UTC (permalink / raw)
To: linux-arm-kernel
On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> From: Mingkai Hu <Mingkai.Hu@freescale.com>
>
> LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> similar to LS1021a which complies to Chassis 2.1 spec.
>
> Following levels of DTSI/DTS files have been created for the
> LS1043A SoC family:
>
> - fsl-ls1043a.dtsi:
> DTS-Include file for FSL LS1043A SoC.
>
> Signed-off-by: Li Yang <leoli@freescale.com>
> Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> ---
> V4:
> - Add soc node with simple-bus compatible.
> - Add property interrupt-affinity for armv8 pmuv3 node.
>
> V3:
> - Add device tree node for SATA.
> - Remove properity enable-method for all cpu node.
> Remove reserved memory region for spin-table.
>
> V2:
> - Add secondary core boot method.
> - Move out the sysclk node from the clockgen node.
> - Correct the reg size of GICC.
>
> arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> +++++++++++++++++++++++++
> 1 file changed, 525 insertions(+)
> create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
>
> diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> new file mode 100644
> index 0000000..1a5bf79
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> @@ -0,0 +1,525 @@
> +/*
> + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> + *
> + * Copyright 2014-2015, Freescale Semiconductor
> + *
> + * Mingkai Hu <Mingkai.hu@freescale.com>
> + *
> + * This file is dual-licensed: you can use it either under the terms
> + * of the GPLv2 or the X11 license, at your option. Note that this dual
> + * licensing only applies to this file, and not this project as a
> + * whole.
> + *
> + * a) This library is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of the
> + * License, or (at your option) any later version.
> + *
> + * This library is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * Or, alternatively,
> + *
> + * b) Permission is hereby granted, free of charge, to any person
> + * obtaining a copy of this software and associated documentation
> + * files (the "Software"), to deal in the Software without
> + * restriction, including without limitation the rights to use,
> + * copy, modify, merge, publish, distribute, sublicense, and/or
> + * sell copies of the Software, and to permit persons to whom the
> + * Software is furnished to do so, subject to the following
> + * conditions:
> + *
> + * The above copyright notice and this permission notice shall be
> + * included in all copies or substantial portions of the Software.
> + *
> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> + * OTHER DEALINGS IN THE SOFTWARE.
> + */
> +
> +/ {
> + compatible = "fsl,ls1043a";
> + interrupt-parent = <&gic>;
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + cpus {
> + #address-cells = <2>;
> + #size-cells = <0>;
> +
> + /*
> + * We expect the enable-method for cpu's to be "psci", but this
> + * is dependent on the SoC FW, which will fill this in.
> + *
> + * Currently supported enable-method is psci v0.2
> + */
> + cpu0: cpu at 0{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x0>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu1: cpu at 1{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x1>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu2: cpu at 2{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x2>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu3: cpu at 3{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x3>;
> + clocks = <&clockgen 1 0>;
> + };
> + };
> +
> + memory at 80000000{
> + device_type = "memory";
> + reg = <0x0 0x80000000 0 0x80000000>;
> + /* DRAM space 1, size: 2GiB DRAM */
> + };
> +
> + sysclk: sysclk {
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + clock-frequency = <100000000>;
> + clock-output-names = "sysclk";
> + };
> +
> + soc {
> + compatible = "simple-bus";
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> +
> + clockgen: clocking at 1ee1000{
> + compatible = "fsl,ls1043a-clockgen";
> + reg = <0x0 0x1ee1000 0x0 0x1000>;
> + #clock-cells = <2>;
> + clocks = <&sysclk>;
> + };
> +
> + timer {
> + compatible = "arm,armv8-timer";
> + interrupts = <1 13 0x1>, /* Physical Secure PPI */
> + <1 14 0x1>, /* Physical Non-Secure PPI */
> + <1 11 0x1>, /* Virtual PPI */
> + <1 10 0x1>; /* Hypervisor PPI */
> + };
> +
> + pmu {
> + compatible = "arm,armv8-pmuv3";
> + interrupts = <0 106 0x4>,
> + <0 107 0x4>,
> + <0 95 0x4>,
> + <0 97 0x4>;
> + interrupt-affinity = <&cpu0>,
> + <&cpu1>,
> + <&cpu2>,
> + <&cpu3>;
> + };
> +
> + gic: interrupt-controller at 1400000{
> + compatible = "arm,gic-400";
> + #interrupt-cells = <3>;
> + interrupt-controller;
> + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> + <0x0 0x1402000 0 0x2000>, /* GICC */
> + <0x0 0x1404000 0 0x2000>, /* GICH */
> + <0x0 0x1406000 0 0x2000>; /* GICV */
> + interrupts = <1 9 0xf08>;
> + };
The recently posted ls2080 device tree patch puts pmu, gic, etc. under the
root node rather than the soc node. Where should they go? At least it
should be consistent...
-Scott
^ permalink raw reply [flat|nested] 46+ messages in thread* Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-15 20:45 ` Scott Wood
0 siblings, 0 replies; 46+ messages in thread
From: Scott Wood @ 2015-10-15 20:45 UTC (permalink / raw)
To: Zhiqiang Hou
Cc: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk, mark.rutland, linux, wsa,
wim, corbet, mturquette, sboyd, Mingkai.Hu, Shaohui.Xie,
bhupesh.sharma, Wenbin.Song, Li Yang
On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> From: Mingkai Hu <Mingkai.Hu@freescale.com>
>
> LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> similar to LS1021a which complies to Chassis 2.1 spec.
>
> Following levels of DTSI/DTS files have been created for the
> LS1043A SoC family:
>
> - fsl-ls1043a.dtsi:
> DTS-Include file for FSL LS1043A SoC.
>
> Signed-off-by: Li Yang <leoli@freescale.com>
> Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> ---
> V4:
> - Add soc node with simple-bus compatible.
> - Add property interrupt-affinity for armv8 pmuv3 node.
>
> V3:
> - Add device tree node for SATA.
> - Remove properity enable-method for all cpu node.
> Remove reserved memory region for spin-table.
>
> V2:
> - Add secondary core boot method.
> - Move out the sysclk node from the clockgen node.
> - Correct the reg size of GICC.
>
> arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> +++++++++++++++++++++++++
> 1 file changed, 525 insertions(+)
> create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
>
> diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> new file mode 100644
> index 0000000..1a5bf79
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> @@ -0,0 +1,525 @@
> +/*
> + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> + *
> + * Copyright 2014-2015, Freescale Semiconductor
> + *
> + * Mingkai Hu <Mingkai.hu@freescale.com>
> + *
> + * This file is dual-licensed: you can use it either under the terms
> + * of the GPLv2 or the X11 license, at your option. Note that this dual
> + * licensing only applies to this file, and not this project as a
> + * whole.
> + *
> + * a) This library is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of the
> + * License, or (at your option) any later version.
> + *
> + * This library is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * Or, alternatively,
> + *
> + * b) Permission is hereby granted, free of charge, to any person
> + * obtaining a copy of this software and associated documentation
> + * files (the "Software"), to deal in the Software without
> + * restriction, including without limitation the rights to use,
> + * copy, modify, merge, publish, distribute, sublicense, and/or
> + * sell copies of the Software, and to permit persons to whom the
> + * Software is furnished to do so, subject to the following
> + * conditions:
> + *
> + * The above copyright notice and this permission notice shall be
> + * included in all copies or substantial portions of the Software.
> + *
> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> + * OTHER DEALINGS IN THE SOFTWARE.
> + */
> +
> +/ {
> + compatible = "fsl,ls1043a";
> + interrupt-parent = <&gic>;
> + #address-cells = <2>;
> + #size-cells = <2>;
> +
> + cpus {
> + #address-cells = <2>;
> + #size-cells = <0>;
> +
> + /*
> + * We expect the enable-method for cpu's to be "psci", but this
> + * is dependent on the SoC FW, which will fill this in.
> + *
> + * Currently supported enable-method is psci v0.2
> + */
> + cpu0: cpu@0{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x0>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu1: cpu@1{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x1>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu2: cpu@2{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x2>;
> + clocks = <&clockgen 1 0>;
> + };
> +
> + cpu3: cpu@3{
> + device_type = "cpu";
> + compatible = "arm,cortex-a53";
> + reg = <0x0 0x3>;
> + clocks = <&clockgen 1 0>;
> + };
> + };
> +
> + memory@80000000{
> + device_type = "memory";
> + reg = <0x0 0x80000000 0 0x80000000>;
> + /* DRAM space 1, size: 2GiB DRAM */
> + };
> +
> + sysclk: sysclk {
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + clock-frequency = <100000000>;
> + clock-output-names = "sysclk";
> + };
> +
> + soc {
> + compatible = "simple-bus";
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> +
> + clockgen: clocking@1ee1000{
> + compatible = "fsl,ls1043a-clockgen";
> + reg = <0x0 0x1ee1000 0x0 0x1000>;
> + #clock-cells = <2>;
> + clocks = <&sysclk>;
> + };
> +
> + timer {
> + compatible = "arm,armv8-timer";
> + interrupts = <1 13 0x1>, /* Physical Secure PPI */
> + <1 14 0x1>, /* Physical Non-Secure PPI */
> + <1 11 0x1>, /* Virtual PPI */
> + <1 10 0x1>; /* Hypervisor PPI */
> + };
> +
> + pmu {
> + compatible = "arm,armv8-pmuv3";
> + interrupts = <0 106 0x4>,
> + <0 107 0x4>,
> + <0 95 0x4>,
> + <0 97 0x4>;
> + interrupt-affinity = <&cpu0>,
> + <&cpu1>,
> + <&cpu2>,
> + <&cpu3>;
> + };
> +
> + gic: interrupt-controller@1400000{
> + compatible = "arm,gic-400";
> + #interrupt-cells = <3>;
> + interrupt-controller;
> + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> + <0x0 0x1402000 0 0x2000>, /* GICC */
> + <0x0 0x1404000 0 0x2000>, /* GICH */
> + <0x0 0x1406000 0 0x2000>; /* GICV */
> + interrupts = <1 9 0xf08>;
> + };
The recently posted ls2080 device tree patch puts pmu, gic, etc. under the
root node rather than the soc node. Where should they go? At least it
should be consistent...
-Scott
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
2015-10-15 20:45 ` Scott Wood
(?)
(?)
@ 2015-10-16 3:04 ` Hu Vincent
-1 siblings, 0 replies; 46+ messages in thread
From: Hu Vincent @ 2015-10-16 3:04 UTC (permalink / raw)
To: Scott Wood, Hou Zhiqiang
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Shaohui Xie, Sharma Bhupesh, Wenbin Song, Li Leo, Sharma Bhupesh
DQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogV29vZCBTY290dC1CMDc0
MjENCj4gU2VudDogRnJpZGF5LCBPY3RvYmVyIDE2LCAyMDE1IDQ6NDYgQU0NCj4gVG86IEhvdSBa
aGlxaWFuZy1CNDgyODYNCj4gQ2M6IGxpbnV4LWFybS1rZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9y
ZzsgY2F0YWxpbi5tYXJpbmFzQGFybS5jb207DQo+IHdpbGwuZGVhY29uQGFybS5jb207IGxpbnV4
LWkyY0B2Z2VyLmtlcm5lbC5vcmc7IGxpbnV4LQ0KPiB3YXRjaGRvZ0B2Z2VyLmtlcm5lbC5vcmc7
IGxpbnV4LWRvY0B2Z2VyLmtlcm5lbC5vcmc7IGxpbnV4LQ0KPiBjbGtAdmdlci5rZXJuZWwub3Jn
OyBtYXJrLnJ1dGxhbmRAYXJtLmNvbTsgbGludXhAcm9lY2stdXMubmV0OyB3c2FAdGhlLQ0KPiBk
cmVhbXMuZGU7IHdpbUBpZ3VhbmEuYmU7IGNvcmJldEBsd24ubmV0OyBtdHVycXVldHRlQGJheWxp
YnJlLmNvbTsNCj4gc2JveWRAY29kZWF1cm9yYS5vcmc7IEh1IE1pbmdrYWktQjIxMjg0OyBYaWUg
U2hhb2h1aS1CMjE5ODk7IFNoYXJtYQ0KPiBCaHVwZXNoLUI0NTM3MDsgU29uZyBXZW5iaW4tQjUz
NzQ3OyBMaSBZYW5nLUxlby1SNTg0NzI7IFNoYXJtYSBCaHVwZXNoLQ0KPiBCNDUzNzANCj4gU3Vi
amVjdDogUmU6IFtQQVRDSCBWNCA0LzZdIGFybTY0L2xzMTA0M2E6IGFkZCBEVFMgZm9yIEZyZWVz
Y2FsZSBMUzEwNDNBDQo+IFNvQw0KPiANCj4gT24gVGh1LCAyMDE1LTEwLTE1IGF0IDIwOjEyICsw
ODAwLCBaaGlxaWFuZyBIb3Ugd3JvdGU6DQo+ID4gRnJvbTogTWluZ2thaSBIdSA8TWluZ2thaS5I
dUBmcmVlc2NhbGUuY29tPg0KPiA+DQo+ID4gTFMxMDQzYSBpcyBhbiBTb0Mgd2l0aCA0IEFSTXY4
IEE1MyBjb3JlcyBhbmQgbW9zdCBvdGhlciBJUCBibG9ja3MNCj4gPiBzaW1pbGFyIHRvIExTMTAy
MWEgd2hpY2ggY29tcGxpZXMgdG8gQ2hhc3NpcyAyLjEgc3BlYy4NCj4gPg0KPiA+IEZvbGxvd2lu
ZyBsZXZlbHMgb2YgRFRTSS9EVFMgZmlsZXMgaGF2ZSBiZWVuIGNyZWF0ZWQgZm9yIHRoZSBMUzEw
NDNBDQo+ID4gU29DIGZhbWlseToNCj4gPg0KPiA+IC0gZnNsLWxzMTA0M2EuZHRzaToNCj4gPiAg
IERUUy1JbmNsdWRlIGZpbGUgZm9yIEZTTCBMUzEwNDNBIFNvQy4NCj4gPg0KPiA+IFNpZ25lZC1v
ZmYtYnk6IExpIFlhbmcgPGxlb2xpQGZyZWVzY2FsZS5jb20+DQo+ID4gU2lnbmVkLW9mZi1ieTog
SG91IFpoaXFpYW5nIDxCNDgyODZAZnJlZXNjYWxlLmNvbT4NCj4gPiBTaWduZWQtb2ZmLWJ5OiBN
aW5na2FpIEh1IDxNaW5na2FpLkh1QGZyZWVzY2FsZS5jb20+DQo+ID4gU2lnbmVkLW9mZi1ieTog
V2VuYmluIFNvbmcgPFdlbmJpbi5Tb25nQGZyZWVzY2FsZS5jb20+DQo+ID4gLS0tDQo+ID4gVjQ6
DQo+ID4gIC0gQWRkIHNvYyBub2RlIHdpdGggc2ltcGxlLWJ1cyBjb21wYXRpYmxlLg0KPiA+ICAt
IEFkZCBwcm9wZXJ0eSBpbnRlcnJ1cHQtYWZmaW5pdHkgZm9yIGFybXY4IHBtdXYzIG5vZGUuDQo+
ID4NCj4gPiBWMzoNCj4gPiAgLSBBZGQgZGV2aWNlIHRyZWUgbm9kZSBmb3IgU0FUQS4NCj4gPiAg
LSBSZW1vdmUgcHJvcGVyaXR5IGVuYWJsZS1tZXRob2QgZm9yIGFsbCBjcHUgbm9kZS4NCj4gPiAg
ICBSZW1vdmUgcmVzZXJ2ZWQgbWVtb3J5IHJlZ2lvbiBmb3Igc3Bpbi10YWJsZS4NCj4gPg0KPiA+
IFYyOg0KPiA+ICAtIEFkZCBzZWNvbmRhcnkgY29yZSBib290IG1ldGhvZC4NCj4gPiAgLSBNb3Zl
IG91dCB0aGUgc3lzY2xrIG5vZGUgZnJvbSB0aGUgY2xvY2tnZW4gbm9kZS4NCj4gPiAgLSBDb3Jy
ZWN0IHRoZSByZWcgc2l6ZSBvZiBHSUNDLg0KPiA+DQo+ID4gIGFyY2gvYXJtNjQvYm9vdC9kdHMv
ZnJlZXNjYWxlL2ZzbC1sczEwNDNhLmR0c2kgfCA1MjUNCj4gPiArKysrKysrKysrKysrKysrKysr
KysrKysrDQo+ID4gIDEgZmlsZSBjaGFuZ2VkLCA1MjUgaW5zZXJ0aW9ucygrKQ0KPiA+ICBjcmVh
dGUgbW9kZSAxMDA2NDQgYXJjaC9hcm02NC9ib290L2R0cy9mcmVlc2NhbGUvZnNsLWxzMTA0M2Eu
ZHRzaQ0KPiA+DQo+ID4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMvZnJlZXNjYWxl
L2ZzbC1sczEwNDNhLmR0c2kNCj4gPiBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvZnJlZXNjYWxlL2Zz
bC1sczEwNDNhLmR0c2kNCj4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NA0KPiA+IGluZGV4IDAwMDAw
MDAuLjFhNWJmNzkNCj4gPiAtLS0gL2Rldi9udWxsDQo+ID4gKysrIGIvYXJjaC9hcm02NC9ib290
L2R0cy9mcmVlc2NhbGUvZnNsLWxzMTA0M2EuZHRzaQ0KPiA+IEBAIC0wLDAgKzEsNTI1IEBADQo+
ID4gKy8qDQo+ID4gKyAqIERldmljZSBUcmVlIEluY2x1ZGUgZmlsZSBmb3IgRnJlZXNjYWxlIExh
eWVyc2NhcGUtMTA0M0EgZmFtaWx5IFNvQy4NCj4gPiArICoNCj4gPiArICogQ29weXJpZ2h0IDIw
MTQtMjAxNSwgRnJlZXNjYWxlIFNlbWljb25kdWN0b3INCj4gPiArICoNCj4gPiArICogTWluZ2th
aSBIdSA8TWluZ2thaS5odUBmcmVlc2NhbGUuY29tPg0KPiA+ICsgKg0KPiA+ICsgKiBUaGlzIGZp
bGUgaXMgZHVhbC1saWNlbnNlZDogeW91IGNhbiB1c2UgaXQgZWl0aGVyIHVuZGVyIHRoZSB0ZXJt
cw0KPiA+ICsgKiBvZiB0aGUgR1BMdjIgb3IgdGhlIFgxMSBsaWNlbnNlLCBhdCB5b3VyIG9wdGlv
bi4gTm90ZSB0aGF0IHRoaXMNCj4gPiArZHVhbA0KPiA+ICsgKiBsaWNlbnNpbmcgb25seSBhcHBs
aWVzIHRvIHRoaXMgZmlsZSwgYW5kIG5vdCB0aGlzIHByb2plY3QgYXMgYQ0KPiA+ICsgKiB3aG9s
ZS4NCj4gPiArICoNCj4gPiArICogIGEpIFRoaXMgbGlicmFyeSBpcyBmcmVlIHNvZnR3YXJlOyB5
b3UgY2FuIHJlZGlzdHJpYnV0ZSBpdCBhbmQvb3INCj4gPiArICogICAgIG1vZGlmeSBpdCB1bmRl
ciB0aGUgdGVybXMgb2YgdGhlIEdOVSBHZW5lcmFsIFB1YmxpYyBMaWNlbnNlIGFzDQo+ID4gKyAq
ICAgICBwdWJsaXNoZWQgYnkgdGhlIEZyZWUgU29mdHdhcmUgRm91bmRhdGlvbjsgZWl0aGVyIHZl
cnNpb24gMiBvZg0KPiB0aGUNCj4gPiArICogICAgIExpY2Vuc2UsIG9yIChhdCB5b3VyIG9wdGlv
bikgYW55IGxhdGVyIHZlcnNpb24uDQo+ID4gKyAqDQo+ID4gKyAqICAgICBUaGlzIGxpYnJhcnkg
aXMgZGlzdHJpYnV0ZWQgaW4gdGhlIGhvcGUgdGhhdCBpdCB3aWxsIGJlIHVzZWZ1bCwNCj4gPiAr
ICogICAgIGJ1dCBXSVRIT1VUIEFOWSBXQVJSQU5UWTsgd2l0aG91dCBldmVuIHRoZSBpbXBsaWVk
IHdhcnJhbnR5IG9mDQo+ID4gKyAqICAgICBNRVJDSEFOVEFCSUxJVFkgb3IgRklUTkVTUyBGT1Ig
QSBQQVJUSUNVTEFSIFBVUlBPU0UuICBTZWUgdGhlDQo+ID4gKyAqICAgICBHTlUgR2VuZXJhbCBQ
dWJsaWMgTGljZW5zZSBmb3IgbW9yZSBkZXRhaWxzLg0KPiA+ICsgKg0KPiA+ICsgKiBPciwgYWx0
ZXJuYXRpdmVseSwNCj4gPiArICoNCj4gPiArICogIGIpIFBlcm1pc3Npb24gaXMgaGVyZWJ5IGdy
YW50ZWQsIGZyZWUgb2YgY2hhcmdlLCB0byBhbnkgcGVyc29uDQo+ID4gKyAqICAgICBvYnRhaW5p
bmcgYSBjb3B5IG9mIHRoaXMgc29mdHdhcmUgYW5kIGFzc29jaWF0ZWQgZG9jdW1lbnRhdGlvbg0K
PiA+ICsgKiAgICAgZmlsZXMgKHRoZSAiU29mdHdhcmUiKSwgdG8gZGVhbCBpbiB0aGUgU29mdHdh
cmUgd2l0aG91dA0KPiA+ICsgKiAgICAgcmVzdHJpY3Rpb24sIGluY2x1ZGluZyB3aXRob3V0IGxp
bWl0YXRpb24gdGhlIHJpZ2h0cyB0byB1c2UsDQo+ID4gKyAqICAgICBjb3B5LCBtb2RpZnksIG1l
cmdlLCBwdWJsaXNoLCBkaXN0cmlidXRlLCBzdWJsaWNlbnNlLCBhbmQvb3INCj4gPiArICogICAg
IHNlbGwgY29waWVzIG9mIHRoZSBTb2Z0d2FyZSwgYW5kIHRvIHBlcm1pdCBwZXJzb25zIHRvIHdo
b20gdGhlDQo+ID4gKyAqICAgICBTb2Z0d2FyZSBpcyBmdXJuaXNoZWQgdG8gZG8gc28sIHN1Ympl
Y3QgdG8gdGhlIGZvbGxvd2luZw0KPiA+ICsgKiAgICAgY29uZGl0aW9uczoNCj4gPiArICoNCj4g
PiArICogICAgIFRoZSBhYm92ZSBjb3B5cmlnaHQgbm90aWNlIGFuZCB0aGlzIHBlcm1pc3Npb24g
bm90aWNlIHNoYWxsIGJlDQo+ID4gKyAqICAgICBpbmNsdWRlZCBpbiBhbGwgY29waWVzIG9yIHN1
YnN0YW50aWFsIHBvcnRpb25zIG9mIHRoZSBTb2Z0d2FyZS4NCj4gPiArICoNCj4gPiArICogICAg
IFRIRSBTT0ZUV0FSRSBJUyBQUk9WSURFRCAiQVMgSVMiLCBXSVRIT1VUIFdBUlJBTlRZIE9GIEFO
WSBLSU5ELA0KPiA+ICsgKiAgICAgRVhQUkVTUyBPUiBJTVBMSUVELCBJTkNMVURJTkcgQlVUIE5P
VCBMSU1JVEVEIFRPIFRIRSBXQVJSQU5USUVTDQo+ID4gKyAqICAgICBPRiBNRVJDSEFOVEFCSUxJ
VFksIEZJVE5FU1MgRk9SIEEgUEFSVElDVUxBUiBQVVJQT1NFIEFORA0KPiA+ICsgKiAgICAgTk9O
SU5GUklOR0VNRU5ULiBJTiBOTyBFVkVOVCBTSEFMTCBUSEUgQVVUSE9SUyBPUiBDT1BZUklHSFQN
Cj4gPiArICogICAgIEhPTERFUlMgQkUgTElBQkxFIEZPUiBBTlkgQ0xBSU0sIERBTUFHRVMgT1Ig
T1RIRVIgTElBQklMSVRZLA0KPiA+ICsgKiAgICAgV0hFVEhFUiBJTiBBTiBBQ1RJT04gT0YgQ09O
VFJBQ1QsIFRPUlQgT1IgT1RIRVJXSVNFLCBBUklTSU5HDQo+ID4gKyAqICAgICBGUk9NLCBPVVQg
T0YgT1IgSU4gQ09OTkVDVElPTiBXSVRIIFRIRSBTT0ZUV0FSRSBPUiBUSEUgVVNFIE9SDQo+ID4g
KyAqICAgICBPVEhFUiBERUFMSU5HUyBJTiBUSEUgU09GVFdBUkUuDQo+ID4gKyAqLw0KPiA+ICsN
Cj4gPiArLyB7DQo+ID4gKyAgICAgY29tcGF0aWJsZSA9ICJmc2wsbHMxMDQzYSI7DQo+ID4gKyAg
ICAgaW50ZXJydXB0LXBhcmVudCA9IDwmZ2ljPjsNCj4gPiArICAgICAjYWRkcmVzcy1jZWxscyA9
IDwyPjsNCj4gPiArICAgICAjc2l6ZS1jZWxscyA9IDwyPjsNCj4gPiArDQo+ID4gKyAgICAgY3B1
cyB7DQo+ID4gKyAgICAgICAgICAgICAjYWRkcmVzcy1jZWxscyA9IDwyPjsNCj4gPiArICAgICAg
ICAgICAgICNzaXplLWNlbGxzID0gPDA+Ow0KPiA+ICsNCj4gPiArICAgICAgICAgICAgIC8qDQo+
ID4gKyAgICAgICAgICAgICAgKiBXZSBleHBlY3QgdGhlIGVuYWJsZS1tZXRob2QgZm9yIGNwdSdz
IHRvIGJlICJwc2NpIiwNCj4gYnV0IHRoaXMNCj4gPiArICAgICAgICAgICAgICAqIGlzIGRlcGVu
ZGVudCBvbiB0aGUgU29DIEZXLCB3aGljaCB3aWxsIGZpbGwgdGhpcyBpbi4NCj4gPiArICAgICAg
ICAgICAgICAqDQo+ID4gKyAgICAgICAgICAgICAgKiBDdXJyZW50bHkgc3VwcG9ydGVkIGVuYWJs
ZS1tZXRob2QgaXMgcHNjaSB2MC4yDQo+ID4gKyAgICAgICAgICAgICAgKi8NCj4gPiArICAgICAg
ICAgICAgIGNwdTA6ICBjcHVAMHsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgZGV2aWNlX3R5
cGUgPSAiY3B1IjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgY29tcGF0aWJsZSA9ICJhcm0s
Y29ydGV4LWE1MyI7DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIHJlZyA9IDwweDAgMHgwPjsN
Cj4gPiArICAgICAgICAgICAgICAgICAgICAgY2xvY2tzID0gPCZjbG9ja2dlbiAxIDA+Ow0KPiA+
ICsgICAgICAgICAgICAgfTsNCj4gPiArDQo+ID4gKyAgICAgICAgICAgICBjcHUxOiAgY3B1QDF7
DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIGRldmljZV90eXBlID0gImNwdSI7DQo+ID4gKyAg
ICAgICAgICAgICAgICAgICAgIGNvbXBhdGlibGUgPSAiYXJtLGNvcnRleC1hNTMiOw0KPiA+ICsg
ICAgICAgICAgICAgICAgICAgICByZWcgPSA8MHgwIDB4MT47DQo+ID4gKyAgICAgICAgICAgICAg
ICAgICAgIGNsb2NrcyA9IDwmY2xvY2tnZW4gMSAwPjsNCj4gPiArICAgICAgICAgICAgIH07DQo+
ID4gKw0KPiA+ICsgICAgICAgICAgICAgY3B1MjogIGNwdUAyew0KPiA+ICsgICAgICAgICAgICAg
ICAgICAgICBkZXZpY2VfdHlwZSA9ICJjcHUiOw0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBj
b21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTUzIjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAg
cmVnID0gPDB4MCAweDI+Ow0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBjbG9ja3MgPSA8JmNs
b2NrZ2VuIDEgMD47DQo+ID4gKyAgICAgICAgICAgICB9Ow0KPiA+ICsNCj4gPiArICAgICAgICAg
ICAgIGNwdTM6ICBjcHVAM3sNCj4gPiArICAgICAgICAgICAgICAgICAgICAgZGV2aWNlX3R5cGUg
PSAiY3B1IjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgY29tcGF0aWJsZSA9ICJhcm0sY29y
dGV4LWE1MyI7DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIHJlZyA9IDwweDAgMHgzPjsNCj4g
PiArICAgICAgICAgICAgICAgICAgICAgY2xvY2tzID0gPCZjbG9ja2dlbiAxIDA+Ow0KPiA+ICsg
ICAgICAgICAgICAgfTsNCj4gPiArICAgICB9Ow0KPiA+ICsNCj4gPiArICAgICAgbWVtb3J5QDgw
MDAwMDAwew0KPiA+ICsgICAgICAgICAgICAgZGV2aWNlX3R5cGUgPSAibWVtb3J5IjsNCj4gPiAr
ICAgICAgICAgICAgIHJlZyA9IDwweDAgMHg4MDAwMDAwMCAwIDB4ODAwMDAwMDA+Ow0KPiA+ICsg
ICAgICAgICAgICAgICAgICAgLyogRFJBTSBzcGFjZSAxLCBzaXplOiAyR2lCIERSQU0gKi8NCj4g
PiArICAgICB9Ow0KPiA+ICsNCj4gPiArICAgICBzeXNjbGs6IHN5c2NsayB7DQo+ID4gKyAgICAg
ICAgICAgICBjb21wYXRpYmxlID0gImZpeGVkLWNsb2NrIjsNCj4gPiArICAgICAgICAgICAgICNj
bG9jay1jZWxscyA9IDwwPjsNCj4gPiArICAgICAgICAgICAgIGNsb2NrLWZyZXF1ZW5jeSA9IDwx
MDAwMDAwMDA+Ow0KPiA+ICsgICAgICAgICAgICAgY2xvY2stb3V0cHV0LW5hbWVzID0gInN5c2Ns
ayI7DQo+ID4gKyAgICAgfTsNCj4gPiArDQo+ID4gKyAgICAgc29jIHsNCj4gPiArICAgICAgICAg
ICAgIGNvbXBhdGlibGUgPSAic2ltcGxlLWJ1cyI7DQo+ID4gKyAgICAgICAgICAgICAjYWRkcmVz
cy1jZWxscyA9IDwyPjsNCj4gPiArICAgICAgICAgICAgICNzaXplLWNlbGxzID0gPDI+Ow0KPiA+
ICsgICAgICAgICAgICAgcmFuZ2VzOw0KPiA+ICsNCj4gPiArICAgICAgICAgICAgIGNsb2NrZ2Vu
OiAgY2xvY2tpbmdAMWVlMTAwMHsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgY29tcGF0aWJs
ZSA9ICJmc2wsbHMxMDQzYS1jbG9ja2dlbiI7DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIHJl
ZyA9IDwweDAgMHgxZWUxMDAwIDB4MCAweDEwMDA+Ow0KPiA+ICsgICAgICAgICAgICAgICAgICAg
ICAjY2xvY2stY2VsbHMgPSA8Mj47DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNsb2NrcyA9
IDwmc3lzY2xrPjsNCj4gPiArICAgICAgICAgICAgIH07DQo+ID4gKw0KPiA+ICsgICAgICAgICAg
ICAgdGltZXIgew0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxlID0gImFybSxh
cm12OC10aW1lciI7DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIGludGVycnVwdHMgPSA8MSAx
MyAweDE+LCAvKiBQaHlzaWNhbCBTZWN1cmUgUFBJDQo+ICovDQo+ID4gKyAgICAgICAgICAgICAg
ICAgICAgICAgICAgICAgICAgICA8MSAxNCAweDE+LCAvKiBQaHlzaWNhbCBOb24tU2VjdXJlDQo+
IFBQSSAqLw0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPDEgMTEgMHgx
PiwgLyogVmlydHVhbCBQUEkgKi8NCj4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgIDwxIDEwIDB4MT47IC8qIEh5cGVydmlzb3IgUFBJICovDQo+ID4gKyAgICAgICAgICAgICB9
Ow0KPiA+ICsNCj4gPiArICAgICAgICAgICAgIHBtdSB7DQo+ID4gKyAgICAgICAgICAgICAgICAg
ICAgIGNvbXBhdGlibGUgPSAiYXJtLGFybXY4LXBtdXYzIjsNCj4gPiArICAgICAgICAgICAgICAg
ICAgICAgaW50ZXJydXB0cyA9IDwwIDEwNiAweDQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICAgICAgPDAgMTA3IDB4ND4sDQo+ID4gKyAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICA8MCA5NSAweDQ+LA0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgPDAgOTcgMHg0PjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgaW50ZXJydXB0LWFm
ZmluaXR5ID0gPCZjcHUwPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgPCZjcHUxPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgPCZjcHUyPiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgPCZjcHUzPjsNCj4gPiArICAgICAgICAgICAgIH07DQo+ID4gKw0KPiA+ICsgICAg
ICAgICAgICAgZ2ljOiAgaW50ZXJydXB0LWNvbnRyb2xsZXJAMTQwMDAwMHsNCj4gPiArICAgICAg
ICAgICAgICAgICAgICAgY29tcGF0aWJsZSA9ICJhcm0sZ2ljLTQwMCI7DQo+ID4gKyAgICAgICAg
ICAgICAgICAgICAgICNpbnRlcnJ1cHQtY2VsbHMgPSA8Mz47DQo+ID4gKyAgICAgICAgICAgICAg
ICAgICAgIGludGVycnVwdC1jb250cm9sbGVyOw0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBy
ZWcgPSA8MHgwIDB4MTQwMTAwMCAwIDB4MTAwMD4sIC8qIEdJQ0QgKi8NCj4gPiArICAgICAgICAg
ICAgICAgICAgICAgICAgICAgPDB4MCAweDE0MDIwMDAgMCAweDIwMDA+LCAvKiBHSUNDICovDQo+
ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgIDwweDAgMHgxNDA0MDAwIDAgMHgyMDAwPiwg
LyogR0lDSCAqLw0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICA8MHgwIDB4MTQwNjAw
MCAwIDB4MjAwMD47IC8qIEdJQ1YgKi8NCj4gPiArICAgICAgICAgICAgICAgICAgICAgaW50ZXJy
dXB0cyA9IDwxIDkgMHhmMDg+Ow0KPiA+ICsgICAgICAgICAgICAgfTsNCj4gDQo+IFRoZSByZWNl
bnRseSBwb3N0ZWQgbHMyMDgwIGRldmljZSB0cmVlIHBhdGNoIHB1dHMgcG11LCBnaWMsIGV0Yy4g
dW5kZXINCj4gdGhlIHJvb3Qgbm9kZSByYXRoZXIgdGhhbiB0aGUgc29jIG5vZGUuICBXaGVyZSBz
aG91bGQgdGhleSBnbz8gIEF0IGxlYXN0DQo+IGl0IHNob3VsZCBiZSBjb25zaXN0ZW50Li4uDQo+
IA0KDQpUaGVyZSBpcyBhbHNvIGRpc2N1c3Npb24gYmV0d2VlbiBSb24gYW5kIFN0dWFydCBhYm91
dCB0aGlzLCBidXQgbm8gY29uY2x1c2lvbiBhYm91dCB3aGVyZSB0byBwdXQgcG11LCBnaWMgbm9k
ZS4NCklzIHRoZXJlIGFueSBzcGVjaWZpYyByZWFzb24gdG8gcHV0IHRoZW0gb3V0IG9mIHRoZSBT
b0M/DQoNClRoYW5rcywNCk1pbmdrYWkNCg==
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 3:04 ` Hu Vincent
0 siblings, 0 replies; 46+ messages in thread
From: Hu Vincent @ 2015-10-16 3:04 UTC (permalink / raw)
To: linux-arm-kernel
> -----Original Message-----
> From: Wood Scott-B07421
> Sent: Friday, October 16, 2015 4:46 AM
> To: Hou Zhiqiang-B48286
> Cc: linux-arm-kernel at lists.infradead.org; catalin.marinas at arm.com;
> will.deacon at arm.com; linux-i2c at vger.kernel.org; linux-
> watchdog at vger.kernel.org; linux-doc at vger.kernel.org; linux-
> clk at vger.kernel.org; mark.rutland at arm.com; linux at roeck-us.net; wsa at the-
> dreams.de; wim at iguana.be; corbet at lwn.net; mturquette at baylibre.com;
> sboyd at codeaurora.org; Hu Mingkai-B21284; Xie Shaohui-B21989; Sharma
> Bhupesh-B45370; Song Wenbin-B53747; Li Yang-Leo-R58472; Sharma Bhupesh-
> B45370
> Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A
> SoC
>
> On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> >
> > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > similar to LS1021a which complies to Chassis 2.1 spec.
> >
> > Following levels of DTSI/DTS files have been created for the LS1043A
> > SoC family:
> >
> > - fsl-ls1043a.dtsi:
> > DTS-Include file for FSL LS1043A SoC.
> >
> > Signed-off-by: Li Yang <leoli@freescale.com>
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > ---
> > V4:
> > - Add soc node with simple-bus compatible.
> > - Add property interrupt-affinity for armv8 pmuv3 node.
> >
> > V3:
> > - Add device tree node for SATA.
> > - Remove properity enable-method for all cpu node.
> > Remove reserved memory region for spin-table.
> >
> > V2:
> > - Add secondary core boot method.
> > - Move out the sysclk node from the clockgen node.
> > - Correct the reg size of GICC.
> >
> > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > +++++++++++++++++++++++++
> > 1 file changed, 525 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> >
> > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > new file mode 100644
> > index 0000000..1a5bf79
> > --- /dev/null
> > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > @@ -0,0 +1,525 @@
> > +/*
> > + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> > + *
> > + * Copyright 2014-2015, Freescale Semiconductor
> > + *
> > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > + *
> > + * This file is dual-licensed: you can use it either under the terms
> > + * of the GPLv2 or the X11 license, at your option. Note that this
> > +dual
> > + * licensing only applies to this file, and not this project as a
> > + * whole.
> > + *
> > + * a) This library is free software; you can redistribute it and/or
> > + * modify it under the terms of the GNU General Public License as
> > + * published by the Free Software Foundation; either version 2 of
> the
> > + * License, or (at your option) any later version.
> > + *
> > + * This library is distributed in the hope that it will be useful,
> > + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> > + * GNU General Public License for more details.
> > + *
> > + * Or, alternatively,
> > + *
> > + * b) Permission is hereby granted, free of charge, to any person
> > + * obtaining a copy of this software and associated documentation
> > + * files (the "Software"), to deal in the Software without
> > + * restriction, including without limitation the rights to use,
> > + * copy, modify, merge, publish, distribute, sublicense, and/or
> > + * sell copies of the Software, and to permit persons to whom the
> > + * Software is furnished to do so, subject to the following
> > + * conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be
> > + * included in all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > + * OTHER DEALINGS IN THE SOFTWARE.
> > + */
> > +
> > +/ {
> > + compatible = "fsl,ls1043a";
> > + interrupt-parent = <&gic>;
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > +
> > + cpus {
> > + #address-cells = <2>;
> > + #size-cells = <0>;
> > +
> > + /*
> > + * We expect the enable-method for cpu's to be "psci",
> but this
> > + * is dependent on the SoC FW, which will fill this in.
> > + *
> > + * Currently supported enable-method is psci v0.2
> > + */
> > + cpu0: cpu at 0{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x0>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu1: cpu at 1{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x1>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu2: cpu at 2{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x2>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu3: cpu at 3{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x3>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > + };
> > +
> > + memory at 80000000{
> > + device_type = "memory";
> > + reg = <0x0 0x80000000 0 0x80000000>;
> > + /* DRAM space 1, size: 2GiB DRAM */
> > + };
> > +
> > + sysclk: sysclk {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <100000000>;
> > + clock-output-names = "sysclk";
> > + };
> > +
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking at 1ee1000{
> > + compatible = "fsl,ls1043a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + timer {
> > + compatible = "arm,armv8-timer";
> > + interrupts = <1 13 0x1>, /* Physical Secure PPI
> */
> > + <1 14 0x1>, /* Physical Non-Secure
> PPI */
> > + <1 11 0x1>, /* Virtual PPI */
> > + <1 10 0x1>; /* Hypervisor PPI */
> > + };
> > +
> > + pmu {
> > + compatible = "arm,armv8-pmuv3";
> > + interrupts = <0 106 0x4>,
> > + <0 107 0x4>,
> > + <0 95 0x4>,
> > + <0 97 0x4>;
> > + interrupt-affinity = <&cpu0>,
> > + <&cpu1>,
> > + <&cpu2>,
> > + <&cpu3>;
> > + };
> > +
> > + gic: interrupt-controller at 1400000{
> > + compatible = "arm,gic-400";
> > + #interrupt-cells = <3>;
> > + interrupt-controller;
> > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > + interrupts = <1 9 0xf08>;
> > + };
>
> The recently posted ls2080 device tree patch puts pmu, gic, etc. under
> the root node rather than the soc node. Where should they go? At least
> it should be consistent...
>
There is also discussion between Ron and Stuart about this, but no conclusion about where to put pmu, gic node.
Is there any specific reason to put them out of the SoC?
Thanks,
Mingkai
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 3:04 ` Hu Vincent
0 siblings, 0 replies; 46+ messages in thread
From: Hu Vincent @ 2015-10-16 3:04 UTC (permalink / raw)
To: Scott Wood, Hou Zhiqiang
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Shaohui Xie, Sharma Bhupesh, Wenbin Song, Li Leo, Sharma Bhupesh
> -----Original Message-----
> From: Wood Scott-B07421
> Sent: Friday, October 16, 2015 4:46 AM
> To: Hou Zhiqiang-B48286
> Cc: linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> will.deacon@arm.com; linux-i2c@vger.kernel.org; linux-
> watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> clk@vger.kernel.org; mark.rutland@arm.com; linux@roeck-us.net; wsa@the-
> dreams.de; wim@iguana.be; corbet@lwn.net; mturquette@baylibre.com;
> sboyd@codeaurora.org; Hu Mingkai-B21284; Xie Shaohui-B21989; Sharma
> Bhupesh-B45370; Song Wenbin-B53747; Li Yang-Leo-R58472; Sharma Bhupesh-
> B45370
> Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A
> SoC
>
> On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> >
> > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > similar to LS1021a which complies to Chassis 2.1 spec.
> >
> > Following levels of DTSI/DTS files have been created for the LS1043A
> > SoC family:
> >
> > - fsl-ls1043a.dtsi:
> > DTS-Include file for FSL LS1043A SoC.
> >
> > Signed-off-by: Li Yang <leoli@freescale.com>
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > ---
> > V4:
> > - Add soc node with simple-bus compatible.
> > - Add property interrupt-affinity for armv8 pmuv3 node.
> >
> > V3:
> > - Add device tree node for SATA.
> > - Remove properity enable-method for all cpu node.
> > Remove reserved memory region for spin-table.
> >
> > V2:
> > - Add secondary core boot method.
> > - Move out the sysclk node from the clockgen node.
> > - Correct the reg size of GICC.
> >
> > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > +++++++++++++++++++++++++
> > 1 file changed, 525 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> >
> > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > new file mode 100644
> > index 0000000..1a5bf79
> > --- /dev/null
> > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > @@ -0,0 +1,525 @@
> > +/*
> > + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> > + *
> > + * Copyright 2014-2015, Freescale Semiconductor
> > + *
> > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > + *
> > + * This file is dual-licensed: you can use it either under the terms
> > + * of the GPLv2 or the X11 license, at your option. Note that this
> > +dual
> > + * licensing only applies to this file, and not this project as a
> > + * whole.
> > + *
> > + * a) This library is free software; you can redistribute it and/or
> > + * modify it under the terms of the GNU General Public License as
> > + * published by the Free Software Foundation; either version 2 of
> the
> > + * License, or (at your option) any later version.
> > + *
> > + * This library is distributed in the hope that it will be useful,
> > + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> > + * GNU General Public License for more details.
> > + *
> > + * Or, alternatively,
> > + *
> > + * b) Permission is hereby granted, free of charge, to any person
> > + * obtaining a copy of this software and associated documentation
> > + * files (the "Software"), to deal in the Software without
> > + * restriction, including without limitation the rights to use,
> > + * copy, modify, merge, publish, distribute, sublicense, and/or
> > + * sell copies of the Software, and to permit persons to whom the
> > + * Software is furnished to do so, subject to the following
> > + * conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be
> > + * included in all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > + * OTHER DEALINGS IN THE SOFTWARE.
> > + */
> > +
> > +/ {
> > + compatible = "fsl,ls1043a";
> > + interrupt-parent = <&gic>;
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > +
> > + cpus {
> > + #address-cells = <2>;
> > + #size-cells = <0>;
> > +
> > + /*
> > + * We expect the enable-method for cpu's to be "psci",
> but this
> > + * is dependent on the SoC FW, which will fill this in.
> > + *
> > + * Currently supported enable-method is psci v0.2
> > + */
> > + cpu0: cpu@0{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x0>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu1: cpu@1{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x1>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu2: cpu@2{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x2>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu3: cpu@3{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x3>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > + };
> > +
> > + memory@80000000{
> > + device_type = "memory";
> > + reg = <0x0 0x80000000 0 0x80000000>;
> > + /* DRAM space 1, size: 2GiB DRAM */
> > + };
> > +
> > + sysclk: sysclk {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <100000000>;
> > + clock-output-names = "sysclk";
> > + };
> > +
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking@1ee1000{
> > + compatible = "fsl,ls1043a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + timer {
> > + compatible = "arm,armv8-timer";
> > + interrupts = <1 13 0x1>, /* Physical Secure PPI
> */
> > + <1 14 0x1>, /* Physical Non-Secure
> PPI */
> > + <1 11 0x1>, /* Virtual PPI */
> > + <1 10 0x1>; /* Hypervisor PPI */
> > + };
> > +
> > + pmu {
> > + compatible = "arm,armv8-pmuv3";
> > + interrupts = <0 106 0x4>,
> > + <0 107 0x4>,
> > + <0 95 0x4>,
> > + <0 97 0x4>;
> > + interrupt-affinity = <&cpu0>,
> > + <&cpu1>,
> > + <&cpu2>,
> > + <&cpu3>;
> > + };
> > +
> > + gic: interrupt-controller@1400000{
> > + compatible = "arm,gic-400";
> > + #interrupt-cells = <3>;
> > + interrupt-controller;
> > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > + interrupts = <1 9 0xf08>;
> > + };
>
> The recently posted ls2080 device tree patch puts pmu, gic, etc. under
> the root node rather than the soc node. Where should they go? At least
> it should be consistent...
>
There is also discussion between Ron and Stuart about this, but no conclusion about where to put pmu, gic node.
Is there any specific reason to put them out of the SoC?
Thanks,
Mingkai
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 3:04 ` Hu Vincent
0 siblings, 0 replies; 46+ messages in thread
From: Hu Vincent @ 2015-10-16 3:04 UTC (permalink / raw)
To: Scott Wood, Hou Zhiqiang
Cc: mark.rutland@arm.com, corbet@lwn.net, sboyd@codeaurora.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
wsa@the-dreams.de, catalin.marinas@arm.com,
mturquette@baylibre.com, linux@roeck-us.net, will.deacon@arm.com,
Sharma Bhupesh, wim@iguana.be, linux-i2c@vger.kernel.org,
Wenbin Song, Li Leo, linux-clk@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, Shaohui Xie
> -----Original Message-----
> From: Wood Scott-B07421
> Sent: Friday, October 16, 2015 4:46 AM
> To: Hou Zhiqiang-B48286
> Cc: linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> will.deacon@arm.com; linux-i2c@vger.kernel.org; linux-
> watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> clk@vger.kernel.org; mark.rutland@arm.com; linux@roeck-us.net; wsa@the-
> dreams.de; wim@iguana.be; corbet@lwn.net; mturquette@baylibre.com;
> sboyd@codeaurora.org; Hu Mingkai-B21284; Xie Shaohui-B21989; Sharma
> Bhupesh-B45370; Song Wenbin-B53747; Li Yang-Leo-R58472; Sharma Bhupesh-
> B45370
> Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A
> SoC
>
> On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> >
> > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > similar to LS1021a which complies to Chassis 2.1 spec.
> >
> > Following levels of DTSI/DTS files have been created for the LS1043A
> > SoC family:
> >
> > - fsl-ls1043a.dtsi:
> > DTS-Include file for FSL LS1043A SoC.
> >
> > Signed-off-by: Li Yang <leoli@freescale.com>
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > ---
> > V4:
> > - Add soc node with simple-bus compatible.
> > - Add property interrupt-affinity for armv8 pmuv3 node.
> >
> > V3:
> > - Add device tree node for SATA.
> > - Remove properity enable-method for all cpu node.
> > Remove reserved memory region for spin-table.
> >
> > V2:
> > - Add secondary core boot method.
> > - Move out the sysclk node from the clockgen node.
> > - Correct the reg size of GICC.
> >
> > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > +++++++++++++++++++++++++
> > 1 file changed, 525 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> >
> > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > new file mode 100644
> > index 0000000..1a5bf79
> > --- /dev/null
> > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > @@ -0,0 +1,525 @@
> > +/*
> > + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> > + *
> > + * Copyright 2014-2015, Freescale Semiconductor
> > + *
> > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > + *
> > + * This file is dual-licensed: you can use it either under the terms
> > + * of the GPLv2 or the X11 license, at your option. Note that this
> > +dual
> > + * licensing only applies to this file, and not this project as a
> > + * whole.
> > + *
> > + * a) This library is free software; you can redistribute it and/or
> > + * modify it under the terms of the GNU General Public License as
> > + * published by the Free Software Foundation; either version 2 of
> the
> > + * License, or (at your option) any later version.
> > + *
> > + * This library is distributed in the hope that it will be useful,
> > + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> > + * GNU General Public License for more details.
> > + *
> > + * Or, alternatively,
> > + *
> > + * b) Permission is hereby granted, free of charge, to any person
> > + * obtaining a copy of this software and associated documentation
> > + * files (the "Software"), to deal in the Software without
> > + * restriction, including without limitation the rights to use,
> > + * copy, modify, merge, publish, distribute, sublicense, and/or
> > + * sell copies of the Software, and to permit persons to whom the
> > + * Software is furnished to do so, subject to the following
> > + * conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be
> > + * included in all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > + * OTHER DEALINGS IN THE SOFTWARE.
> > + */
> > +
> > +/ {
> > + compatible = "fsl,ls1043a";
> > + interrupt-parent = <&gic>;
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > +
> > + cpus {
> > + #address-cells = <2>;
> > + #size-cells = <0>;
> > +
> > + /*
> > + * We expect the enable-method for cpu's to be "psci",
> but this
> > + * is dependent on the SoC FW, which will fill this in.
> > + *
> > + * Currently supported enable-method is psci v0.2
> > + */
> > + cpu0: cpu@0{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x0>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu1: cpu@1{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x1>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu2: cpu@2{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x2>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu3: cpu@3{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x3>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > + };
> > +
> > + memory@80000000{
> > + device_type = "memory";
> > + reg = <0x0 0x80000000 0 0x80000000>;
> > + /* DRAM space 1, size: 2GiB DRAM */
> > + };
> > +
> > + sysclk: sysclk {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <100000000>;
> > + clock-output-names = "sysclk";
> > + };
> > +
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking@1ee1000{
> > + compatible = "fsl,ls1043a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + timer {
> > + compatible = "arm,armv8-timer";
> > + interrupts = <1 13 0x1>, /* Physical Secure PPI
> */
> > + <1 14 0x1>, /* Physical Non-Secure
> PPI */
> > + <1 11 0x1>, /* Virtual PPI */
> > + <1 10 0x1>; /* Hypervisor PPI */
> > + };
> > +
> > + pmu {
> > + compatible = "arm,armv8-pmuv3";
> > + interrupts = <0 106 0x4>,
> > + <0 107 0x4>,
> > + <0 95 0x4>,
> > + <0 97 0x4>;
> > + interrupt-affinity = <&cpu0>,
> > + <&cpu1>,
> > + <&cpu2>,
> > + <&cpu3>;
> > + };
> > +
> > + gic: interrupt-controller@1400000{
> > + compatible = "arm,gic-400";
> > + #interrupt-cells = <3>;
> > + interrupt-controller;
> > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > + interrupts = <1 9 0xf08>;
> > + };
>
> The recently posted ls2080 device tree patch puts pmu, gic, etc. under
> the root node rather than the soc node. Where should they go? At least
> it should be consistent...
>
There is also discussion between Ron and Stuart about this, but no conclusion about where to put pmu, gic node.
Is there any specific reason to put them out of the SoC?
Thanks,
Mingkai
^ permalink raw reply [flat|nested] 46+ messages in thread
* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
2015-10-15 20:45 ` Scott Wood
(?)
(?)
@ 2015-10-16 3:36 ` Hou Zhiqiang
-1 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 3:36 UTC (permalink / raw)
To: Scott Wood
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Sharma Bhupesh, Wenbin Song, Li Leo,
Sharma Bhupesh
DQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogV29vZCBTY290dC1CMDc0
MjENCj4gU2VudDogMjAxNeW5tDEw5pyIMTbml6UgNDo0Ng0KPiBUbzogSG91IFpoaXFpYW5nLUI0
ODI4Ng0KPiBDYzogbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnOyBjYXRhbGlu
Lm1hcmluYXNAYXJtLmNvbTsNCj4gd2lsbC5kZWFjb25AYXJtLmNvbTsgbGludXgtaTJjQHZnZXIu
a2VybmVsLm9yZzsgbGludXgtDQo+IHdhdGNoZG9nQHZnZXIua2VybmVsLm9yZzsgbGludXgtZG9j
QHZnZXIua2VybmVsLm9yZzsgbGludXgtDQo+IGNsa0B2Z2VyLmtlcm5lbC5vcmc7IG1hcmsucnV0
bGFuZEBhcm0uY29tOyBsaW51eEByb2Vjay11cy5uZXQ7IHdzYUB0aGUtDQo+IGRyZWFtcy5kZTsg
d2ltQGlndWFuYS5iZTsgY29yYmV0QGx3bi5uZXQ7IG10dXJxdWV0dGVAYmF5bGlicmUuY29tOw0K
PiBzYm95ZEBjb2RlYXVyb3JhLm9yZzsgSHUgTWluZ2thaS1CMjEyODQ7IFhpZSBTaGFvaHVpLUIy
MTk4OTsgU2hhcm1hDQo+IEJodXBlc2gtQjQ1MzcwOyBTb25nIFdlbmJpbi1CNTM3NDc7IExpIFlh
bmctTGVvLVI1ODQ3MjsgU2hhcm1hIEJodXBlc2gtDQo+IEI0NTM3MA0KPiBTdWJqZWN0OiBSZTog
W1BBVENIIFY0IDQvNl0gYXJtNjQvbHMxMDQzYTogYWRkIERUUyBmb3IgRnJlZXNjYWxlIExTMTA0
M0ENCj4gU29DDQo+IA0KPiBPbiBUaHUsIDIwMTUtMTAtMTUgYXQgMjA6MTIgKzA4MDAsIFpoaXFp
YW5nIEhvdSB3cm90ZToNCj4gPiBGcm9tOiBNaW5na2FpIEh1IDxNaW5na2FpLkh1QGZyZWVzY2Fs
ZS5jb20+DQo+ID4NCj4gPiBMUzEwNDNhIGlzIGFuIFNvQyB3aXRoIDQgQVJNdjggQTUzIGNvcmVz
IGFuZCBtb3N0IG90aGVyIElQIGJsb2Nrcw0KPiA+IHNpbWlsYXIgdG8gTFMxMDIxYSB3aGljaCBj
b21wbGllcyB0byBDaGFzc2lzIDIuMSBzcGVjLg0KPiA+DQo+ID4gRm9sbG93aW5nIGxldmVscyBv
ZiBEVFNJL0RUUyBmaWxlcyBoYXZlIGJlZW4gY3JlYXRlZCBmb3IgdGhlIExTMTA0M0ENCj4gPiBT
b0MgZmFtaWx5Og0KPiA+DQo+ID4gLSBmc2wtbHMxMDQzYS5kdHNpOg0KPiA+ICAgRFRTLUluY2x1
ZGUgZmlsZSBmb3IgRlNMIExTMTA0M0EgU29DLg0KPiA+DQo+ID4gU2lnbmVkLW9mZi1ieTogTGkg
WWFuZyA8bGVvbGlAZnJlZXNjYWxlLmNvbT4NCj4gPiBTaWduZWQtb2ZmLWJ5OiBIb3UgWmhpcWlh
bmcgPEI0ODI4NkBmcmVlc2NhbGUuY29tPg0KPiA+IFNpZ25lZC1vZmYtYnk6IE1pbmdrYWkgSHUg
PE1pbmdrYWkuSHVAZnJlZXNjYWxlLmNvbT4NCj4gPiBTaWduZWQtb2ZmLWJ5OiBXZW5iaW4gU29u
ZyA8V2VuYmluLlNvbmdAZnJlZXNjYWxlLmNvbT4NCj4gPiAtLS0NCj4gPiBWNDoNCj4gPiAgLSBB
ZGQgc29jIG5vZGUgd2l0aCBzaW1wbGUtYnVzIGNvbXBhdGlibGUuDQo+ID4gIC0gQWRkIHByb3Bl
cnR5IGludGVycnVwdC1hZmZpbml0eSBmb3IgYXJtdjggcG11djMgbm9kZS4NCj4gPg0KPiA+IFYz
Og0KPiA+ICAtIEFkZCBkZXZpY2UgdHJlZSBub2RlIGZvciBTQVRBLg0KPiA+ICAtIFJlbW92ZSBw
cm9wZXJpdHkgZW5hYmxlLW1ldGhvZCBmb3IgYWxsIGNwdSBub2RlLg0KPiA+ICAgIFJlbW92ZSBy
ZXNlcnZlZCBtZW1vcnkgcmVnaW9uIGZvciBzcGluLXRhYmxlLg0KPiA+DQo+ID4gVjI6DQo+ID4g
IC0gQWRkIHNlY29uZGFyeSBjb3JlIGJvb3QgbWV0aG9kLg0KPiA+ICAtIE1vdmUgb3V0IHRoZSBz
eXNjbGsgbm9kZSBmcm9tIHRoZSBjbG9ja2dlbiBub2RlLg0KPiA+ICAtIENvcnJlY3QgdGhlIHJl
ZyBzaXplIG9mIEdJQ0MuDQo+ID4NCj4gPiAgYXJjaC9hcm02NC9ib290L2R0cy9mcmVlc2NhbGUv
ZnNsLWxzMTA0M2EuZHRzaSB8IDUyNQ0KPiA+ICsrKysrKysrKysrKysrKysrKysrKysrKysNCj4g
PiAgMSBmaWxlIGNoYW5nZWQsIDUyNSBpbnNlcnRpb25zKCspDQo+ID4gIGNyZWF0ZSBtb2RlIDEw
MDY0NCBhcmNoL2FybTY0L2Jvb3QvZHRzL2ZyZWVzY2FsZS9mc2wtbHMxMDQzYS5kdHNpDQo+ID4N
Cj4gPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9mcmVlc2NhbGUvZnNsLWxzMTA0
M2EuZHRzaQ0KPiA+IGIvYXJjaC9hcm02NC9ib290L2R0cy9mcmVlc2NhbGUvZnNsLWxzMTA0M2Eu
ZHRzaQ0KPiA+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0DQo+ID4gaW5kZXggMDAwMDAwMC4uMWE1YmY3
OQ0KPiA+IC0tLSAvZGV2L251bGwNCj4gPiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2ZyZWVz
Y2FsZS9mc2wtbHMxMDQzYS5kdHNpDQo+ID4gQEAgLTAsMCArMSw1MjUgQEANCj4gPiArLyoNCj4g
PiArICogRGV2aWNlIFRyZWUgSW5jbHVkZSBmaWxlIGZvciBGcmVlc2NhbGUgTGF5ZXJzY2FwZS0x
MDQzQSBmYW1pbHkgU29DLg0KPiA+ICsgKg0KPiA+ICsgKiBDb3B5cmlnaHQgMjAxNC0yMDE1LCBG
cmVlc2NhbGUgU2VtaWNvbmR1Y3Rvcg0KPiA+ICsgKg0KPiA+ICsgKiBNaW5na2FpIEh1IDxNaW5n
a2FpLmh1QGZyZWVzY2FsZS5jb20+DQo+ID4gKyAqDQo+ID4gKyAqIFRoaXMgZmlsZSBpcyBkdWFs
LWxpY2Vuc2VkOiB5b3UgY2FuIHVzZSBpdCBlaXRoZXIgdW5kZXIgdGhlIHRlcm1zDQo+ID4gKyAq
IG9mIHRoZSBHUEx2MiBvciB0aGUgWDExIGxpY2Vuc2UsIGF0IHlvdXIgb3B0aW9uLiBOb3RlIHRo
YXQgdGhpcw0KPiA+ICtkdWFsDQo+ID4gKyAqIGxpY2Vuc2luZyBvbmx5IGFwcGxpZXMgdG8gdGhp
cyBmaWxlLCBhbmQgbm90IHRoaXMgcHJvamVjdCBhcyBhDQo+ID4gKyAqIHdob2xlLg0KPiA+ICsg
Kg0KPiA+ICsgKiAgYSkgVGhpcyBsaWJyYXJ5IGlzIGZyZWUgc29mdHdhcmU7IHlvdSBjYW4gcmVk
aXN0cmlidXRlIGl0IGFuZC9vcg0KPiA+ICsgKiAgICAgbW9kaWZ5IGl0IHVuZGVyIHRoZSB0ZXJt
cyBvZiB0aGUgR05VIEdlbmVyYWwgUHVibGljIExpY2Vuc2UgYXMNCj4gPiArICogICAgIHB1Ymxp
c2hlZCBieSB0aGUgRnJlZSBTb2Z0d2FyZSBGb3VuZGF0aW9uOyBlaXRoZXIgdmVyc2lvbiAyIG9m
DQo+IHRoZQ0KPiA+ICsgKiAgICAgTGljZW5zZSwgb3IgKGF0IHlvdXIgb3B0aW9uKSBhbnkgbGF0
ZXIgdmVyc2lvbi4NCj4gPiArICoNCj4gPiArICogICAgIFRoaXMgbGlicmFyeSBpcyBkaXN0cmli
dXRlZCBpbiB0aGUgaG9wZSB0aGF0IGl0IHdpbGwgYmUgdXNlZnVsLA0KPiA+ICsgKiAgICAgYnV0
IFdJVEhPVVQgQU5ZIFdBUlJBTlRZOyB3aXRob3V0IGV2ZW4gdGhlIGltcGxpZWQgd2FycmFudHkg
b2YNCj4gPiArICogICAgIE1FUkNIQU5UQUJJTElUWSBvciBGSVRORVNTIEZPUiBBIFBBUlRJQ1VM
QVIgUFVSUE9TRS4gIFNlZSB0aGUNCj4gPiArICogICAgIEdOVSBHZW5lcmFsIFB1YmxpYyBMaWNl
bnNlIGZvciBtb3JlIGRldGFpbHMuDQo+ID4gKyAqDQo+ID4gKyAqIE9yLCBhbHRlcm5hdGl2ZWx5
LA0KPiA+ICsgKg0KPiA+ICsgKiAgYikgUGVybWlzc2lvbiBpcyBoZXJlYnkgZ3JhbnRlZCwgZnJl
ZSBvZiBjaGFyZ2UsIHRvIGFueSBwZXJzb24NCj4gPiArICogICAgIG9idGFpbmluZyBhIGNvcHkg
b2YgdGhpcyBzb2Z0d2FyZSBhbmQgYXNzb2NpYXRlZCBkb2N1bWVudGF0aW9uDQo+ID4gKyAqICAg
ICBmaWxlcyAodGhlICJTb2Z0d2FyZSIpLCB0byBkZWFsIGluIHRoZSBTb2Z0d2FyZSB3aXRob3V0
DQo+ID4gKyAqICAgICByZXN0cmljdGlvbiwgaW5jbHVkaW5nIHdpdGhvdXQgbGltaXRhdGlvbiB0
aGUgcmlnaHRzIHRvIHVzZSwNCj4gPiArICogICAgIGNvcHksIG1vZGlmeSwgbWVyZ2UsIHB1Ymxp
c2gsIGRpc3RyaWJ1dGUsIHN1YmxpY2Vuc2UsIGFuZC9vcg0KPiA+ICsgKiAgICAgc2VsbCBjb3Bp
ZXMgb2YgdGhlIFNvZnR3YXJlLCBhbmQgdG8gcGVybWl0IHBlcnNvbnMgdG8gd2hvbSB0aGUNCj4g
PiArICogICAgIFNvZnR3YXJlIGlzIGZ1cm5pc2hlZCB0byBkbyBzbywgc3ViamVjdCB0byB0aGUg
Zm9sbG93aW5nDQo+ID4gKyAqICAgICBjb25kaXRpb25zOg0KPiA+ICsgKg0KPiA+ICsgKiAgICAg
VGhlIGFib3ZlIGNvcHlyaWdodCBub3RpY2UgYW5kIHRoaXMgcGVybWlzc2lvbiBub3RpY2Ugc2hh
bGwgYmUNCj4gPiArICogICAgIGluY2x1ZGVkIGluIGFsbCBjb3BpZXMgb3Igc3Vic3RhbnRpYWwg
cG9ydGlvbnMgb2YgdGhlIFNvZnR3YXJlLg0KPiA+ICsgKg0KPiA+ICsgKiAgICAgVEhFIFNPRlRX
QVJFIElTIFBST1ZJREVEICJBUyBJUyIsIFdJVEhPVVQgV0FSUkFOVFkgT0YgQU5ZIEtJTkQsDQo+
ID4gKyAqICAgICBFWFBSRVNTIE9SIElNUExJRUQsIElOQ0xVRElORyBCVVQgTk9UIExJTUlURUQg
VE8gVEhFIFdBUlJBTlRJRVMNCj4gPiArICogICAgIE9GIE1FUkNIQU5UQUJJTElUWSwgRklUTkVT
UyBGT1IgQSBQQVJUSUNVTEFSIFBVUlBPU0UgQU5EDQo+ID4gKyAqICAgICBOT05JTkZSSU5HRU1F
TlQuIElOIE5PIEVWRU5UIFNIQUxMIFRIRSBBVVRIT1JTIE9SIENPUFlSSUdIVA0KPiA+ICsgKiAg
ICAgSE9MREVSUyBCRSBMSUFCTEUgRk9SIEFOWSBDTEFJTSwgREFNQUdFUyBPUiBPVEhFUiBMSUFC
SUxJVFksDQo+ID4gKyAqICAgICBXSEVUSEVSIElOIEFOIEFDVElPTiBPRiBDT05UUkFDVCwgVE9S
VCBPUiBPVEhFUldJU0UsIEFSSVNJTkcNCj4gPiArICogICAgIEZST00sIE9VVCBPRiBPUiBJTiBD
T05ORUNUSU9OIFdJVEggVEhFIFNPRlRXQVJFIE9SIFRIRSBVU0UgT1INCj4gPiArICogICAgIE9U
SEVSIERFQUxJTkdTIElOIFRIRSBTT0ZUV0FSRS4NCj4gPiArICovDQo+ID4gKw0KPiA+ICsvIHsN
Cj4gPiArICAgICBjb21wYXRpYmxlID0gImZzbCxsczEwNDNhIjsNCj4gPiArICAgICBpbnRlcnJ1
cHQtcGFyZW50ID0gPCZnaWM+Ow0KPiA+ICsgICAgICNhZGRyZXNzLWNlbGxzID0gPDI+Ow0KPiA+
ICsgICAgICNzaXplLWNlbGxzID0gPDI+Ow0KPiA+ICsNCj4gPiArICAgICBjcHVzIHsNCj4gPiAr
ICAgICAgICAgICAgICNhZGRyZXNzLWNlbGxzID0gPDI+Ow0KPiA+ICsgICAgICAgICAgICAgI3Np
emUtY2VsbHMgPSA8MD47DQo+ID4gKw0KPiA+ICsgICAgICAgICAgICAgLyoNCj4gPiArICAgICAg
ICAgICAgICAqIFdlIGV4cGVjdCB0aGUgZW5hYmxlLW1ldGhvZCBmb3IgY3B1J3MgdG8gYmUgInBz
Y2kiLA0KPiBidXQgdGhpcw0KPiA+ICsgICAgICAgICAgICAgICogaXMgZGVwZW5kZW50IG9uIHRo
ZSBTb0MgRlcsIHdoaWNoIHdpbGwgZmlsbCB0aGlzIGluLg0KPiA+ICsgICAgICAgICAgICAgICoN
Cj4gPiArICAgICAgICAgICAgICAqIEN1cnJlbnRseSBzdXBwb3J0ZWQgZW5hYmxlLW1ldGhvZCBp
cyBwc2NpIHYwLjINCj4gPiArICAgICAgICAgICAgICAqLw0KPiA+ICsgICAgICAgICAgICAgY3B1
MDogIGNwdUAwew0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBkZXZpY2VfdHlwZSA9ICJjcHUi
Ow0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTUz
IjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgcmVnID0gPDB4MCAweDA+Ow0KPiA+ICsgICAg
ICAgICAgICAgICAgICAgICBjbG9ja3MgPSA8JmNsb2NrZ2VuIDEgMD47DQo+ID4gKyAgICAgICAg
ICAgICB9Ow0KPiA+ICsNCj4gPiArICAgICAgICAgICAgIGNwdTE6ICBjcHVAMXsNCj4gPiArICAg
ICAgICAgICAgICAgICAgICAgZGV2aWNlX3R5cGUgPSAiY3B1IjsNCj4gPiArICAgICAgICAgICAg
ICAgICAgICAgY29tcGF0aWJsZSA9ICJhcm0sY29ydGV4LWE1MyI7DQo+ID4gKyAgICAgICAgICAg
ICAgICAgICAgIHJlZyA9IDwweDAgMHgxPjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgY2xv
Y2tzID0gPCZjbG9ja2dlbiAxIDA+Ow0KPiA+ICsgICAgICAgICAgICAgfTsNCj4gPiArDQo+ID4g
KyAgICAgICAgICAgICBjcHUyOiAgY3B1QDJ7DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIGRl
dmljZV90eXBlID0gImNwdSI7DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNvbXBhdGlibGUg
PSAiYXJtLGNvcnRleC1hNTMiOw0KPiA+ICsgICAgICAgICAgICAgICAgICAgICByZWcgPSA8MHgw
IDB4Mj47DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNsb2NrcyA9IDwmY2xvY2tnZW4gMSAw
PjsNCj4gPiArICAgICAgICAgICAgIH07DQo+ID4gKw0KPiA+ICsgICAgICAgICAgICAgY3B1Mzog
IGNwdUAzew0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBkZXZpY2VfdHlwZSA9ICJjcHUiOw0K
PiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTUzIjsN
Cj4gPiArICAgICAgICAgICAgICAgICAgICAgcmVnID0gPDB4MCAweDM+Ow0KPiA+ICsgICAgICAg
ICAgICAgICAgICAgICBjbG9ja3MgPSA8JmNsb2NrZ2VuIDEgMD47DQo+ID4gKyAgICAgICAgICAg
ICB9Ow0KPiA+ICsgICAgIH07DQo+ID4gKw0KPiA+ICsgICAgICBtZW1vcnlAODAwMDAwMDB7DQo+
ID4gKyAgICAgICAgICAgICBkZXZpY2VfdHlwZSA9ICJtZW1vcnkiOw0KPiA+ICsgICAgICAgICAg
ICAgcmVnID0gPDB4MCAweDgwMDAwMDAwIDAgMHg4MDAwMDAwMD47DQo+ID4gKyAgICAgICAgICAg
ICAgICAgICAvKiBEUkFNIHNwYWNlIDEsIHNpemU6IDJHaUIgRFJBTSAqLw0KPiA+ICsgICAgIH07
DQo+ID4gKw0KPiA+ICsgICAgIHN5c2Nsazogc3lzY2xrIHsNCj4gPiArICAgICAgICAgICAgIGNv
bXBhdGlibGUgPSAiZml4ZWQtY2xvY2siOw0KPiA+ICsgICAgICAgICAgICAgI2Nsb2NrLWNlbGxz
ID0gPDA+Ow0KPiA+ICsgICAgICAgICAgICAgY2xvY2stZnJlcXVlbmN5ID0gPDEwMDAwMDAwMD47
DQo+ID4gKyAgICAgICAgICAgICBjbG9jay1vdXRwdXQtbmFtZXMgPSAic3lzY2xrIjsNCj4gPiAr
ICAgICB9Ow0KPiA+ICsNCj4gPiArICAgICBzb2Mgew0KPiA+ICsgICAgICAgICAgICAgY29tcGF0
aWJsZSA9ICJzaW1wbGUtYnVzIjsNCj4gPiArICAgICAgICAgICAgICNhZGRyZXNzLWNlbGxzID0g
PDI+Ow0KPiA+ICsgICAgICAgICAgICAgI3NpemUtY2VsbHMgPSA8Mj47DQo+ID4gKyAgICAgICAg
ICAgICByYW5nZXM7DQo+ID4gKw0KPiA+ICsgICAgICAgICAgICAgY2xvY2tnZW46ICBjbG9ja2lu
Z0AxZWUxMDAwew0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxlID0gImZzbCxs
czEwNDNhLWNsb2NrZ2VuIjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgcmVnID0gPDB4MCAw
eDFlZTEwMDAgMHgwIDB4MTAwMD47DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgICNjbG9jay1j
ZWxscyA9IDwyPjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgY2xvY2tzID0gPCZzeXNjbGs+
Ow0KPiA+ICsgICAgICAgICAgICAgfTsNCj4gPiArDQo+ID4gKyAgICAgICAgICAgICB0aW1lciB7
DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNvbXBhdGlibGUgPSAiYXJtLGFybXY4LXRpbWVy
IjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgaW50ZXJydXB0cyA9IDwxIDEzIDB4MT4sIC8q
IFBoeXNpY2FsIFNlY3VyZSBQUEkNCj4gKi8NCj4gPiArICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgIDwxIDE0IDB4MT4sIC8qIFBoeXNpY2FsIE5vbi1TZWN1cmUNCj4gUFBJICovDQo+
ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA8MSAxMSAweDE+LCAvKiBWaXJ0
dWFsIFBQSSAqLw0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPDEgMTAg
MHgxPjsgLyogSHlwZXJ2aXNvciBQUEkgKi8NCj4gPiArICAgICAgICAgICAgIH07DQo+ID4gKw0K
PiA+ICsgICAgICAgICAgICAgcG11IHsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgY29tcGF0
aWJsZSA9ICJhcm0sYXJtdjgtcG11djMiOw0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBpbnRl
cnJ1cHRzID0gPDAgMTA2IDB4ND4sDQo+ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICA8MCAxMDcgMHg0PiwNCj4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
IDwwIDk1IDB4ND4sDQo+ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA8MCA5
NyAweDQ+Ow0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBpbnRlcnJ1cHQtYWZmaW5pdHkgPSA8
JmNwdTA+LA0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA8
JmNwdTE+LA0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA8
JmNwdTI+LA0KPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA8
JmNwdTM+Ow0KPiA+ICsgICAgICAgICAgICAgfTsNCj4gPiArDQo+ID4gKyAgICAgICAgICAgICBn
aWM6ICBpbnRlcnJ1cHQtY29udHJvbGxlckAxNDAwMDAwew0KPiA+ICsgICAgICAgICAgICAgICAg
ICAgICBjb21wYXRpYmxlID0gImFybSxnaWMtNDAwIjsNCj4gPiArICAgICAgICAgICAgICAgICAg
ICAgI2ludGVycnVwdC1jZWxscyA9IDwzPjsNCj4gPiArICAgICAgICAgICAgICAgICAgICAgaW50
ZXJydXB0LWNvbnRyb2xsZXI7DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgIHJlZyA9IDwweDAg
MHgxNDAxMDAwIDAgMHgxMDAwPiwgLyogR0lDRCAqLw0KPiA+ICsgICAgICAgICAgICAgICAgICAg
ICAgICAgICA8MHgwIDB4MTQwMjAwMCAwIDB4MjAwMD4sIC8qIEdJQ0MgKi8NCj4gPiArICAgICAg
ICAgICAgICAgICAgICAgICAgICAgPDB4MCAweDE0MDQwMDAgMCAweDIwMDA+LCAvKiBHSUNIICov
DQo+ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgIDwweDAgMHgxNDA2MDAwIDAgMHgyMDAw
PjsgLyogR0lDViAqLw0KPiA+ICsgICAgICAgICAgICAgICAgICAgICBpbnRlcnJ1cHRzID0gPDEg
OSAweGYwOD47DQo+ID4gKyAgICAgICAgICAgICB9Ow0KPiANCj4gVGhlIHJlY2VudGx5IHBvc3Rl
ZCBsczIwODAgZGV2aWNlIHRyZWUgcGF0Y2ggcHV0cyBwbXUsIGdpYywgZXRjLiB1bmRlcg0KPiB0
aGUgcm9vdCBub2RlIHJhdGhlciB0aGFuIHRoZSBzb2Mgbm9kZS4gIFdoZXJlIHNob3VsZCB0aGV5
IGdvPyAgQXQgbGVhc3QNCj4gaXQgc2hvdWxkIGJlIGNvbnNpc3RlbnQuLi4NCg0KV2h5IHRyZWF0
IHBtdSwgZ2ljIGFuZCB0aW1lciBhcyBzcGVjaWFsPyBXaG8gY2FuIGV4cGxhaW4gaXQ/DQpJIGZp
bmQgc29tZSB2ZW5kZXJzIHB1dCB0aGUgZ2ljIGFuZC9vciB0aW1lciBub2RlIHVuZGVyIHRoZSBz
b2Mgbm9kZSwgc3VjaCBhcw0KYXJjaC9hcm02NC9ib290L2R0cy9tYXJ2ZWxsL2JlcmxpbjRjdC5k
dHNpLA0KYXJjaC9hcm02NC9ib290L2R0cy9tZWRpYXRlay9tdDgxNzMuZHRzaSBhbmQNCmFyY2gv
YXJtNjQvYm9vdC9kdHMvcWNvbS9tc204OTE2LmR0c2kuDQpTbyBJIHB1dCB0aGVtIHVuZGVybmVh
dGggdGhlIHNvYyBub2RlLg0KDQpUaGFua3MsDQpaaGlxaWFuZw0K
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 3:36 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 3:36 UTC (permalink / raw)
To: linux-arm-kernel
> -----Original Message-----
> From: Wood Scott-B07421
> Sent: 2015?10?16? 4:46
> To: Hou Zhiqiang-B48286
> Cc: linux-arm-kernel at lists.infradead.org; catalin.marinas at arm.com;
> will.deacon at arm.com; linux-i2c at vger.kernel.org; linux-
> watchdog at vger.kernel.org; linux-doc at vger.kernel.org; linux-
> clk at vger.kernel.org; mark.rutland at arm.com; linux at roeck-us.net; wsa at the-
> dreams.de; wim at iguana.be; corbet at lwn.net; mturquette at baylibre.com;
> sboyd at codeaurora.org; Hu Mingkai-B21284; Xie Shaohui-B21989; Sharma
> Bhupesh-B45370; Song Wenbin-B53747; Li Yang-Leo-R58472; Sharma Bhupesh-
> B45370
> Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A
> SoC
>
> On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> >
> > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > similar to LS1021a which complies to Chassis 2.1 spec.
> >
> > Following levels of DTSI/DTS files have been created for the LS1043A
> > SoC family:
> >
> > - fsl-ls1043a.dtsi:
> > DTS-Include file for FSL LS1043A SoC.
> >
> > Signed-off-by: Li Yang <leoli@freescale.com>
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > ---
> > V4:
> > - Add soc node with simple-bus compatible.
> > - Add property interrupt-affinity for armv8 pmuv3 node.
> >
> > V3:
> > - Add device tree node for SATA.
> > - Remove properity enable-method for all cpu node.
> > Remove reserved memory region for spin-table.
> >
> > V2:
> > - Add secondary core boot method.
> > - Move out the sysclk node from the clockgen node.
> > - Correct the reg size of GICC.
> >
> > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > +++++++++++++++++++++++++
> > 1 file changed, 525 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> >
> > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > new file mode 100644
> > index 0000000..1a5bf79
> > --- /dev/null
> > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > @@ -0,0 +1,525 @@
> > +/*
> > + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> > + *
> > + * Copyright 2014-2015, Freescale Semiconductor
> > + *
> > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > + *
> > + * This file is dual-licensed: you can use it either under the terms
> > + * of the GPLv2 or the X11 license, at your option. Note that this
> > +dual
> > + * licensing only applies to this file, and not this project as a
> > + * whole.
> > + *
> > + * a) This library is free software; you can redistribute it and/or
> > + * modify it under the terms of the GNU General Public License as
> > + * published by the Free Software Foundation; either version 2 of
> the
> > + * License, or (at your option) any later version.
> > + *
> > + * This library is distributed in the hope that it will be useful,
> > + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> > + * GNU General Public License for more details.
> > + *
> > + * Or, alternatively,
> > + *
> > + * b) Permission is hereby granted, free of charge, to any person
> > + * obtaining a copy of this software and associated documentation
> > + * files (the "Software"), to deal in the Software without
> > + * restriction, including without limitation the rights to use,
> > + * copy, modify, merge, publish, distribute, sublicense, and/or
> > + * sell copies of the Software, and to permit persons to whom the
> > + * Software is furnished to do so, subject to the following
> > + * conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be
> > + * included in all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > + * OTHER DEALINGS IN THE SOFTWARE.
> > + */
> > +
> > +/ {
> > + compatible = "fsl,ls1043a";
> > + interrupt-parent = <&gic>;
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > +
> > + cpus {
> > + #address-cells = <2>;
> > + #size-cells = <0>;
> > +
> > + /*
> > + * We expect the enable-method for cpu's to be "psci",
> but this
> > + * is dependent on the SoC FW, which will fill this in.
> > + *
> > + * Currently supported enable-method is psci v0.2
> > + */
> > + cpu0: cpu at 0{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x0>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu1: cpu at 1{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x1>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu2: cpu at 2{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x2>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu3: cpu at 3{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x3>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > + };
> > +
> > + memory at 80000000{
> > + device_type = "memory";
> > + reg = <0x0 0x80000000 0 0x80000000>;
> > + /* DRAM space 1, size: 2GiB DRAM */
> > + };
> > +
> > + sysclk: sysclk {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <100000000>;
> > + clock-output-names = "sysclk";
> > + };
> > +
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking at 1ee1000{
> > + compatible = "fsl,ls1043a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + timer {
> > + compatible = "arm,armv8-timer";
> > + interrupts = <1 13 0x1>, /* Physical Secure PPI
> */
> > + <1 14 0x1>, /* Physical Non-Secure
> PPI */
> > + <1 11 0x1>, /* Virtual PPI */
> > + <1 10 0x1>; /* Hypervisor PPI */
> > + };
> > +
> > + pmu {
> > + compatible = "arm,armv8-pmuv3";
> > + interrupts = <0 106 0x4>,
> > + <0 107 0x4>,
> > + <0 95 0x4>,
> > + <0 97 0x4>;
> > + interrupt-affinity = <&cpu0>,
> > + <&cpu1>,
> > + <&cpu2>,
> > + <&cpu3>;
> > + };
> > +
> > + gic: interrupt-controller at 1400000{
> > + compatible = "arm,gic-400";
> > + #interrupt-cells = <3>;
> > + interrupt-controller;
> > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > + interrupts = <1 9 0xf08>;
> > + };
>
> The recently posted ls2080 device tree patch puts pmu, gic, etc. under
> the root node rather than the soc node. Where should they go? At least
> it should be consistent...
Why treat pmu, gic and timer as special? Who can explain it?
I find some venders put the gic and/or timer node under the soc node, such as
arch/arm64/boot/dts/marvell/berlin4ct.dtsi,
arch/arm64/boot/dts/mediatek/mt8173.dtsi and
arch/arm64/boot/dts/qcom/msm8916.dtsi.
So I put them underneath the soc node.
Thanks,
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 3:36 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 3:36 UTC (permalink / raw)
To: Scott Wood
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Sharma Bhupesh, Wenbin Song, Li Leo,
Sharma Bhupesh
> -----Original Message-----
> From: Wood Scott-B07421
> Sent: 2015年10月16日 4:46
> To: Hou Zhiqiang-B48286
> Cc: linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> will.deacon@arm.com; linux-i2c@vger.kernel.org; linux-
> watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> clk@vger.kernel.org; mark.rutland@arm.com; linux@roeck-us.net; wsa@the-
> dreams.de; wim@iguana.be; corbet@lwn.net; mturquette@baylibre.com;
> sboyd@codeaurora.org; Hu Mingkai-B21284; Xie Shaohui-B21989; Sharma
> Bhupesh-B45370; Song Wenbin-B53747; Li Yang-Leo-R58472; Sharma Bhupesh-
> B45370
> Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A
> SoC
>
> On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> >
> > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > similar to LS1021a which complies to Chassis 2.1 spec.
> >
> > Following levels of DTSI/DTS files have been created for the LS1043A
> > SoC family:
> >
> > - fsl-ls1043a.dtsi:
> > DTS-Include file for FSL LS1043A SoC.
> >
> > Signed-off-by: Li Yang <leoli@freescale.com>
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > ---
> > V4:
> > - Add soc node with simple-bus compatible.
> > - Add property interrupt-affinity for armv8 pmuv3 node.
> >
> > V3:
> > - Add device tree node for SATA.
> > - Remove properity enable-method for all cpu node.
> > Remove reserved memory region for spin-table.
> >
> > V2:
> > - Add secondary core boot method.
> > - Move out the sysclk node from the clockgen node.
> > - Correct the reg size of GICC.
> >
> > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > +++++++++++++++++++++++++
> > 1 file changed, 525 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> >
> > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > new file mode 100644
> > index 0000000..1a5bf79
> > --- /dev/null
> > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > @@ -0,0 +1,525 @@
> > +/*
> > + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> > + *
> > + * Copyright 2014-2015, Freescale Semiconductor
> > + *
> > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > + *
> > + * This file is dual-licensed: you can use it either under the terms
> > + * of the GPLv2 or the X11 license, at your option. Note that this
> > +dual
> > + * licensing only applies to this file, and not this project as a
> > + * whole.
> > + *
> > + * a) This library is free software; you can redistribute it and/or
> > + * modify it under the terms of the GNU General Public License as
> > + * published by the Free Software Foundation; either version 2 of
> the
> > + * License, or (at your option) any later version.
> > + *
> > + * This library is distributed in the hope that it will be useful,
> > + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> > + * GNU General Public License for more details.
> > + *
> > + * Or, alternatively,
> > + *
> > + * b) Permission is hereby granted, free of charge, to any person
> > + * obtaining a copy of this software and associated documentation
> > + * files (the "Software"), to deal in the Software without
> > + * restriction, including without limitation the rights to use,
> > + * copy, modify, merge, publish, distribute, sublicense, and/or
> > + * sell copies of the Software, and to permit persons to whom the
> > + * Software is furnished to do so, subject to the following
> > + * conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be
> > + * included in all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > + * OTHER DEALINGS IN THE SOFTWARE.
> > + */
> > +
> > +/ {
> > + compatible = "fsl,ls1043a";
> > + interrupt-parent = <&gic>;
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > +
> > + cpus {
> > + #address-cells = <2>;
> > + #size-cells = <0>;
> > +
> > + /*
> > + * We expect the enable-method for cpu's to be "psci",
> but this
> > + * is dependent on the SoC FW, which will fill this in.
> > + *
> > + * Currently supported enable-method is psci v0.2
> > + */
> > + cpu0: cpu@0{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x0>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu1: cpu@1{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x1>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu2: cpu@2{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x2>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu3: cpu@3{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x3>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > + };
> > +
> > + memory@80000000{
> > + device_type = "memory";
> > + reg = <0x0 0x80000000 0 0x80000000>;
> > + /* DRAM space 1, size: 2GiB DRAM */
> > + };
> > +
> > + sysclk: sysclk {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <100000000>;
> > + clock-output-names = "sysclk";
> > + };
> > +
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking@1ee1000{
> > + compatible = "fsl,ls1043a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + timer {
> > + compatible = "arm,armv8-timer";
> > + interrupts = <1 13 0x1>, /* Physical Secure PPI
> */
> > + <1 14 0x1>, /* Physical Non-Secure
> PPI */
> > + <1 11 0x1>, /* Virtual PPI */
> > + <1 10 0x1>; /* Hypervisor PPI */
> > + };
> > +
> > + pmu {
> > + compatible = "arm,armv8-pmuv3";
> > + interrupts = <0 106 0x4>,
> > + <0 107 0x4>,
> > + <0 95 0x4>,
> > + <0 97 0x4>;
> > + interrupt-affinity = <&cpu0>,
> > + <&cpu1>,
> > + <&cpu2>,
> > + <&cpu3>;
> > + };
> > +
> > + gic: interrupt-controller@1400000{
> > + compatible = "arm,gic-400";
> > + #interrupt-cells = <3>;
> > + interrupt-controller;
> > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > + interrupts = <1 9 0xf08>;
> > + };
>
> The recently posted ls2080 device tree patch puts pmu, gic, etc. under
> the root node rather than the soc node. Where should they go? At least
> it should be consistent...
Why treat pmu, gic and timer as special? Who can explain it?
I find some venders put the gic and/or timer node under the soc node, such as
arch/arm64/boot/dts/marvell/berlin4ct.dtsi,
arch/arm64/boot/dts/mediatek/mt8173.dtsi and
arch/arm64/boot/dts/qcom/msm8916.dtsi.
So I put them underneath the soc node.
Thanks,
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 3:36 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 3:36 UTC (permalink / raw)
To: Scott Wood
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Sharma Bhupesh, Wenbin Song
> -----Original Message-----
> From: Wood Scott-B07421
> Sent: 2015年10月16日 4:46
> To: Hou Zhiqiang-B48286
> Cc: linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> will.deacon@arm.com; linux-i2c@vger.kernel.org; linux-
> watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> clk@vger.kernel.org; mark.rutland@arm.com; linux@roeck-us.net; wsa@the-
> dreams.de; wim@iguana.be; corbet@lwn.net; mturquette@baylibre.com;
> sboyd@codeaurora.org; Hu Mingkai-B21284; Xie Shaohui-B21989; Sharma
> Bhupesh-B45370; Song Wenbin-B53747; Li Yang-Leo-R58472; Sharma Bhupesh-
> B45370
> Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A
> SoC
>
> On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> >
> > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > similar to LS1021a which complies to Chassis 2.1 spec.
> >
> > Following levels of DTSI/DTS files have been created for the LS1043A
> > SoC family:
> >
> > - fsl-ls1043a.dtsi:
> > DTS-Include file for FSL LS1043A SoC.
> >
> > Signed-off-by: Li Yang <leoli@freescale.com>
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > ---
> > V4:
> > - Add soc node with simple-bus compatible.
> > - Add property interrupt-affinity for armv8 pmuv3 node.
> >
> > V3:
> > - Add device tree node for SATA.
> > - Remove properity enable-method for all cpu node.
> > Remove reserved memory region for spin-table.
> >
> > V2:
> > - Add secondary core boot method.
> > - Move out the sysclk node from the clockgen node.
> > - Correct the reg size of GICC.
> >
> > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > +++++++++++++++++++++++++
> > 1 file changed, 525 insertions(+)
> > create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> >
> > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > new file mode 100644
> > index 0000000..1a5bf79
> > --- /dev/null
> > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > @@ -0,0 +1,525 @@
> > +/*
> > + * Device Tree Include file for Freescale Layerscape-1043A family SoC.
> > + *
> > + * Copyright 2014-2015, Freescale Semiconductor
> > + *
> > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > + *
> > + * This file is dual-licensed: you can use it either under the terms
> > + * of the GPLv2 or the X11 license, at your option. Note that this
> > +dual
> > + * licensing only applies to this file, and not this project as a
> > + * whole.
> > + *
> > + * a) This library is free software; you can redistribute it and/or
> > + * modify it under the terms of the GNU General Public License as
> > + * published by the Free Software Foundation; either version 2 of
> the
> > + * License, or (at your option) any later version.
> > + *
> > + * This library is distributed in the hope that it will be useful,
> > + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> > + * GNU General Public License for more details.
> > + *
> > + * Or, alternatively,
> > + *
> > + * b) Permission is hereby granted, free of charge, to any person
> > + * obtaining a copy of this software and associated documentation
> > + * files (the "Software"), to deal in the Software without
> > + * restriction, including without limitation the rights to use,
> > + * copy, modify, merge, publish, distribute, sublicense, and/or
> > + * sell copies of the Software, and to permit persons to whom the
> > + * Software is furnished to do so, subject to the following
> > + * conditions:
> > + *
> > + * The above copyright notice and this permission notice shall be
> > + * included in all copies or substantial portions of the Software.
> > + *
> > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
> > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
> > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > + * OTHER DEALINGS IN THE SOFTWARE.
> > + */
> > +
> > +/ {
> > + compatible = "fsl,ls1043a";
> > + interrupt-parent = <&gic>;
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > +
> > + cpus {
> > + #address-cells = <2>;
> > + #size-cells = <0>;
> > +
> > + /*
> > + * We expect the enable-method for cpu's to be "psci",
> but this
> > + * is dependent on the SoC FW, which will fill this in.
> > + *
> > + * Currently supported enable-method is psci v0.2
> > + */
> > + cpu0: cpu@0{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x0>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu1: cpu@1{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x1>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu2: cpu@2{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x2>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > +
> > + cpu3: cpu@3{
> > + device_type = "cpu";
> > + compatible = "arm,cortex-a53";
> > + reg = <0x0 0x3>;
> > + clocks = <&clockgen 1 0>;
> > + };
> > + };
> > +
> > + memory@80000000{
> > + device_type = "memory";
> > + reg = <0x0 0x80000000 0 0x80000000>;
> > + /* DRAM space 1, size: 2GiB DRAM */
> > + };
> > +
> > + sysclk: sysclk {
> > + compatible = "fixed-clock";
> > + #clock-cells = <0>;
> > + clock-frequency = <100000000>;
> > + clock-output-names = "sysclk";
> > + };
> > +
> > + soc {
> > + compatible = "simple-bus";
> > + #address-cells = <2>;
> > + #size-cells = <2>;
> > + ranges;
> > +
> > + clockgen: clocking@1ee1000{
> > + compatible = "fsl,ls1043a-clockgen";
> > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > + #clock-cells = <2>;
> > + clocks = <&sysclk>;
> > + };
> > +
> > + timer {
> > + compatible = "arm,armv8-timer";
> > + interrupts = <1 13 0x1>, /* Physical Secure PPI
> */
> > + <1 14 0x1>, /* Physical Non-Secure
> PPI */
> > + <1 11 0x1>, /* Virtual PPI */
> > + <1 10 0x1>; /* Hypervisor PPI */
> > + };
> > +
> > + pmu {
> > + compatible = "arm,armv8-pmuv3";
> > + interrupts = <0 106 0x4>,
> > + <0 107 0x4>,
> > + <0 95 0x4>,
> > + <0 97 0x4>;
> > + interrupt-affinity = <&cpu0>,
> > + <&cpu1>,
> > + <&cpu2>,
> > + <&cpu3>;
> > + };
> > +
> > + gic: interrupt-controller@1400000{
> > + compatible = "arm,gic-400";
> > + #interrupt-cells = <3>;
> > + interrupt-controller;
> > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > + interrupts = <1 9 0xf08>;
> > + };
>
> The recently posted ls2080 device tree patch puts pmu, gic, etc. under
> the root node rather than the soc node. Where should they go? At least
> it should be consistent...
Why treat pmu, gic and timer as special? Who can explain it?
I find some venders put the gic and/or timer node under the soc node, such as
arch/arm64/boot/dts/marvell/berlin4ct.dtsi,
arch/arm64/boot/dts/mediatek/mt8173.dtsi and
arch/arm64/boot/dts/qcom/msm8916.dtsi.
So I put them underneath the soc node.
Thanks,
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
2015-10-16 3:36 ` Hou Zhiqiang
(?)
@ 2015-10-16 5:12 ` Sharma Bhupesh
-1 siblings, 0 replies; 46+ messages in thread
From: Sharma Bhupesh @ 2015-10-16 5:12 UTC (permalink / raw)
To: Hou Zhiqiang, Scott Wood
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Wenbin Song, Li Leo
PiBGcm9tOiBIb3UgWmhpcWlhbmctQjQ4Mjg2DQo+IFNlbnQ6IEZyaWRheSwgT2N0b2JlciAxNiwg
MjAxNSA5OjA3IEFNDQo+IA0KPiANCj4gPiAtLS0tLU9yaWdpbmFsIE1lc3NhZ2UtLS0tLQ0KPiA+
IEZyb206IFdvb2QgU2NvdHQtQjA3NDIxDQo+ID4gU2VudDogMjAxNeW5tDEw5pyIMTbml6UgNDo0
Ng0KPiA+IFRvOiBIb3UgWmhpcWlhbmctQjQ4Mjg2DQo+ID4gQ2M6IGxpbnV4LWFybS1rZXJuZWxA
bGlzdHMuaW5mcmFkZWFkLm9yZzsgY2F0YWxpbi5tYXJpbmFzQGFybS5jb207DQo+ID4gd2lsbC5k
ZWFjb25AYXJtLmNvbTsgbGludXgtaTJjQHZnZXIua2VybmVsLm9yZzsgbGludXgtDQo+ID4gd2F0
Y2hkb2dAdmdlci5rZXJuZWwub3JnOyBsaW51eC1kb2NAdmdlci5rZXJuZWwub3JnOyBsaW51eC0N
Cj4gPiBjbGtAdmdlci5rZXJuZWwub3JnOyBtYXJrLnJ1dGxhbmRAYXJtLmNvbTsgbGludXhAcm9l
Y2stdXMubmV0Ow0KPiA+IHdzYUB0aGUtIGRyZWFtcy5kZTsgd2ltQGlndWFuYS5iZTsgY29yYmV0
QGx3bi5uZXQ7DQo+ID4gbXR1cnF1ZXR0ZUBiYXlsaWJyZS5jb207IHNib3lkQGNvZGVhdXJvcmEu
b3JnOyBIdSBNaW5na2FpLUIyMTI4NDsgWGllDQo+ID4gU2hhb2h1aS1CMjE5ODk7IFNoYXJtYSBC
aHVwZXNoLUI0NTM3MDsgU29uZyBXZW5iaW4tQjUzNzQ3OyBMaQ0KPiA+IFlhbmctTGVvLVI1ODQ3
MjsgU2hhcm1hIEJodXBlc2gtDQo+ID4gQjQ1MzcwDQo+ID4gU3ViamVjdDogUmU6IFtQQVRDSCBW
NCA0LzZdIGFybTY0L2xzMTA0M2E6IGFkZCBEVFMgZm9yIEZyZWVzY2FsZQ0KPiA+IExTMTA0M0Eg
U29DDQo+ID4NCj4gPiBPbiBUaHUsIDIwMTUtMTAtMTUgYXQgMjA6MTIgKzA4MDAsIFpoaXFpYW5n
IEhvdSB3cm90ZToNCj4gPiA+IEZyb206IE1pbmdrYWkgSHUgPE1pbmdrYWkuSHVAZnJlZXNjYWxl
LmNvbT4NCj4gPiA+DQo+ID4gPiBMUzEwNDNhIGlzIGFuIFNvQyB3aXRoIDQgQVJNdjggQTUzIGNv
cmVzIGFuZCBtb3N0IG90aGVyIElQIGJsb2Nrcw0KPiA+ID4gc2ltaWxhciB0byBMUzEwMjFhIHdo
aWNoIGNvbXBsaWVzIHRvIENoYXNzaXMgMi4xIHNwZWMuDQo+ID4gPg0KPiA+ID4gRm9sbG93aW5n
IGxldmVscyBvZiBEVFNJL0RUUyBmaWxlcyBoYXZlIGJlZW4gY3JlYXRlZCBmb3IgdGhlIExTMTA0
M0ENCj4gPiA+IFNvQyBmYW1pbHk6DQo+ID4gPg0KPiA+ID4gLSBmc2wtbHMxMDQzYS5kdHNpOg0K
PiA+ID4gICBEVFMtSW5jbHVkZSBmaWxlIGZvciBGU0wgTFMxMDQzQSBTb0MuDQo+ID4gPg0KPiA+
ID4gU2lnbmVkLW9mZi1ieTogTGkgWWFuZyA8bGVvbGlAZnJlZXNjYWxlLmNvbT4NCj4gPiA+IFNp
Z25lZC1vZmYtYnk6IEhvdSBaaGlxaWFuZyA8QjQ4Mjg2QGZyZWVzY2FsZS5jb20+DQo+ID4gPiBT
aWduZWQtb2ZmLWJ5OiBNaW5na2FpIEh1IDxNaW5na2FpLkh1QGZyZWVzY2FsZS5jb20+DQo+ID4g
PiBTaWduZWQtb2ZmLWJ5OiBXZW5iaW4gU29uZyA8V2VuYmluLlNvbmdAZnJlZXNjYWxlLmNvbT4N
Cj4gPiA+IC0tLQ0KPiA+ID4gVjQ6DQo+ID4gPiAgLSBBZGQgc29jIG5vZGUgd2l0aCBzaW1wbGUt
YnVzIGNvbXBhdGlibGUuDQo+ID4gPiAgLSBBZGQgcHJvcGVydHkgaW50ZXJydXB0LWFmZmluaXR5
IGZvciBhcm12OCBwbXV2MyBub2RlLg0KPiA+ID4NCj4gPiA+IFYzOg0KPiA+ID4gIC0gQWRkIGRl
dmljZSB0cmVlIG5vZGUgZm9yIFNBVEEuDQo+ID4gPiAgLSBSZW1vdmUgcHJvcGVyaXR5IGVuYWJs
ZS1tZXRob2QgZm9yIGFsbCBjcHUgbm9kZS4NCj4gPiA+ICAgIFJlbW92ZSByZXNlcnZlZCBtZW1v
cnkgcmVnaW9uIGZvciBzcGluLXRhYmxlLg0KPiA+ID4NCj4gPiA+IFYyOg0KPiA+ID4gIC0gQWRk
IHNlY29uZGFyeSBjb3JlIGJvb3QgbWV0aG9kLg0KPiA+ID4gIC0gTW92ZSBvdXQgdGhlIHN5c2Ns
ayBub2RlIGZyb20gdGhlIGNsb2NrZ2VuIG5vZGUuDQo+ID4gPiAgLSBDb3JyZWN0IHRoZSByZWcg
c2l6ZSBvZiBHSUNDLg0KPiA+ID4NCj4gPiA+ICBhcmNoL2FybTY0L2Jvb3QvZHRzL2ZyZWVzY2Fs
ZS9mc2wtbHMxMDQzYS5kdHNpIHwgNTI1DQo+ID4gPiArKysrKysrKysrKysrKysrKysrKysrKysr
DQo+ID4gPiAgMSBmaWxlIGNoYW5nZWQsIDUyNSBpbnNlcnRpb25zKCspDQo+ID4gPiAgY3JlYXRl
IG1vZGUgMTAwNjQ0IGFyY2gvYXJtNjQvYm9vdC9kdHMvZnJlZXNjYWxlL2ZzbC1sczEwNDNhLmR0
c2kNCj4gPiA+DQo+ID4gPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9mcmVlc2Nh
bGUvZnNsLWxzMTA0M2EuZHRzaQ0KPiA+ID4gYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2ZyZWVzY2Fs
ZS9mc2wtbHMxMDQzYS5kdHNpDQo+ID4gPiBuZXcgZmlsZSBtb2RlIDEwMDY0NA0KPiA+ID4gaW5k
ZXggMDAwMDAwMC4uMWE1YmY3OQ0KPiA+ID4gLS0tIC9kZXYvbnVsbA0KPiA+ID4gKysrIGIvYXJj
aC9hcm02NC9ib290L2R0cy9mcmVlc2NhbGUvZnNsLWxzMTA0M2EuZHRzaQ0KPiA+ID4gQEAgLTAs
MCArMSw1MjUgQEANCj4gPiA+ICsvKg0KPiA+ID4gKyAqIERldmljZSBUcmVlIEluY2x1ZGUgZmls
ZSBmb3IgRnJlZXNjYWxlIExheWVyc2NhcGUtMTA0M0EgZmFtaWx5DQo+IFNvQy4NCj4gPiA+ICsg
Kg0KPiA+ID4gKyAqIENvcHlyaWdodCAyMDE0LTIwMTUsIEZyZWVzY2FsZSBTZW1pY29uZHVjdG9y
DQo+ID4gPiArICoNCj4gPiA+ICsgKiBNaW5na2FpIEh1IDxNaW5na2FpLmh1QGZyZWVzY2FsZS5j
b20+DQo+ID4gPiArICoNCj4gPiA+ICsgKiBUaGlzIGZpbGUgaXMgZHVhbC1saWNlbnNlZDogeW91
IGNhbiB1c2UgaXQgZWl0aGVyIHVuZGVyIHRoZQ0KPiA+ID4gK3Rlcm1zDQo+ID4gPiArICogb2Yg
dGhlIEdQTHYyIG9yIHRoZSBYMTEgbGljZW5zZSwgYXQgeW91ciBvcHRpb24uIE5vdGUgdGhhdCB0
aGlzDQo+ID4gPiArZHVhbA0KPiA+ID4gKyAqIGxpY2Vuc2luZyBvbmx5IGFwcGxpZXMgdG8gdGhp
cyBmaWxlLCBhbmQgbm90IHRoaXMgcHJvamVjdCBhcyBhDQo+ID4gPiArICogd2hvbGUuDQo+ID4g
PiArICoNCj4gPiA+ICsgKiAgYSkgVGhpcyBsaWJyYXJ5IGlzIGZyZWUgc29mdHdhcmU7IHlvdSBj
YW4gcmVkaXN0cmlidXRlIGl0IGFuZC9vcg0KPiA+ID4gKyAqICAgICBtb2RpZnkgaXQgdW5kZXIg
dGhlIHRlcm1zIG9mIHRoZSBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5zZQ0KPiBhcw0KPiA+ID4g
KyAqICAgICBwdWJsaXNoZWQgYnkgdGhlIEZyZWUgU29mdHdhcmUgRm91bmRhdGlvbjsgZWl0aGVy
IHZlcnNpb24gMg0KPiBvZg0KPiA+IHRoZQ0KPiA+ID4gKyAqICAgICBMaWNlbnNlLCBvciAoYXQg
eW91ciBvcHRpb24pIGFueSBsYXRlciB2ZXJzaW9uLg0KPiA+ID4gKyAqDQo+ID4gPiArICogICAg
IFRoaXMgbGlicmFyeSBpcyBkaXN0cmlidXRlZCBpbiB0aGUgaG9wZSB0aGF0IGl0IHdpbGwgYmUN
Cj4gdXNlZnVsLA0KPiA+ID4gKyAqICAgICBidXQgV0lUSE9VVCBBTlkgV0FSUkFOVFk7IHdpdGhv
dXQgZXZlbiB0aGUgaW1wbGllZCB3YXJyYW50eQ0KPiBvZg0KPiA+ID4gKyAqICAgICBNRVJDSEFO
VEFCSUxJVFkgb3IgRklUTkVTUyBGT1IgQSBQQVJUSUNVTEFSIFBVUlBPU0UuICBTZWUgdGhlDQo+
ID4gPiArICogICAgIEdOVSBHZW5lcmFsIFB1YmxpYyBMaWNlbnNlIGZvciBtb3JlIGRldGFpbHMu
DQo+ID4gPiArICoNCj4gPiA+ICsgKiBPciwgYWx0ZXJuYXRpdmVseSwNCj4gPiA+ICsgKg0KPiA+
ID4gKyAqICBiKSBQZXJtaXNzaW9uIGlzIGhlcmVieSBncmFudGVkLCBmcmVlIG9mIGNoYXJnZSwg
dG8gYW55IHBlcnNvbg0KPiA+ID4gKyAqICAgICBvYnRhaW5pbmcgYSBjb3B5IG9mIHRoaXMgc29m
dHdhcmUgYW5kIGFzc29jaWF0ZWQNCj4gZG9jdW1lbnRhdGlvbg0KPiA+ID4gKyAqICAgICBmaWxl
cyAodGhlICJTb2Z0d2FyZSIpLCB0byBkZWFsIGluIHRoZSBTb2Z0d2FyZSB3aXRob3V0DQo+ID4g
PiArICogICAgIHJlc3RyaWN0aW9uLCBpbmNsdWRpbmcgd2l0aG91dCBsaW1pdGF0aW9uIHRoZSBy
aWdodHMgdG8gdXNlLA0KPiA+ID4gKyAqICAgICBjb3B5LCBtb2RpZnksIG1lcmdlLCBwdWJsaXNo
LCBkaXN0cmlidXRlLCBzdWJsaWNlbnNlLCBhbmQvb3INCj4gPiA+ICsgKiAgICAgc2VsbCBjb3Bp
ZXMgb2YgdGhlIFNvZnR3YXJlLCBhbmQgdG8gcGVybWl0IHBlcnNvbnMgdG8gd2hvbQ0KPiB0aGUN
Cj4gPiA+ICsgKiAgICAgU29mdHdhcmUgaXMgZnVybmlzaGVkIHRvIGRvIHNvLCBzdWJqZWN0IHRv
IHRoZSBmb2xsb3dpbmcNCj4gPiA+ICsgKiAgICAgY29uZGl0aW9uczoNCj4gPiA+ICsgKg0KPiA+
ID4gKyAqICAgICBUaGUgYWJvdmUgY29weXJpZ2h0IG5vdGljZSBhbmQgdGhpcyBwZXJtaXNzaW9u
IG5vdGljZSBzaGFsbA0KPiBiZQ0KPiA+ID4gKyAqICAgICBpbmNsdWRlZCBpbiBhbGwgY29waWVz
IG9yIHN1YnN0YW50aWFsIHBvcnRpb25zIG9mIHRoZQ0KPiBTb2Z0d2FyZS4NCj4gPiA+ICsgKg0K
PiA+ID4gKyAqICAgICBUSEUgU09GVFdBUkUgSVMgUFJPVklERUQgIkFTIElTIiwgV0lUSE9VVCBX
QVJSQU5UWSBPRiBBTlkNCj4gS0lORCwNCj4gPiA+ICsgKiAgICAgRVhQUkVTUyBPUiBJTVBMSUVE
LCBJTkNMVURJTkcgQlVUIE5PVCBMSU1JVEVEIFRPIFRIRQ0KPiBXQVJSQU5USUVTDQo+ID4gPiAr
ICogICAgIE9GIE1FUkNIQU5UQUJJTElUWSwgRklUTkVTUyBGT1IgQSBQQVJUSUNVTEFSIFBVUlBP
U0UgQU5EDQo+ID4gPiArICogICAgIE5PTklORlJJTkdFTUVOVC4gSU4gTk8gRVZFTlQgU0hBTEwg
VEhFIEFVVEhPUlMgT1IgQ09QWVJJR0hUDQo+ID4gPiArICogICAgIEhPTERFUlMgQkUgTElBQkxF
IEZPUiBBTlkgQ0xBSU0sIERBTUFHRVMgT1IgT1RIRVIgTElBQklMSVRZLA0KPiA+ID4gKyAqICAg
ICBXSEVUSEVSIElOIEFOIEFDVElPTiBPRiBDT05UUkFDVCwgVE9SVCBPUiBPVEhFUldJU0UsIEFS
SVNJTkcNCj4gPiA+ICsgKiAgICAgRlJPTSwgT1VUIE9GIE9SIElOIENPTk5FQ1RJT04gV0lUSCBU
SEUgU09GVFdBUkUgT1IgVEhFIFVTRSBPUg0KPiA+ID4gKyAqICAgICBPVEhFUiBERUFMSU5HUyBJ
TiBUSEUgU09GVFdBUkUuDQo+ID4gPiArICovDQo+ID4gPiArDQo+ID4gPiArLyB7DQo+ID4gPiAr
ICAgICBjb21wYXRpYmxlID0gImZzbCxsczEwNDNhIjsNCj4gPiA+ICsgICAgIGludGVycnVwdC1w
YXJlbnQgPSA8JmdpYz47DQo+ID4gPiArICAgICAjYWRkcmVzcy1jZWxscyA9IDwyPjsNCj4gPiA+
ICsgICAgICNzaXplLWNlbGxzID0gPDI+Ow0KPiA+ID4gKw0KPiA+ID4gKyAgICAgY3B1cyB7DQo+
ID4gPiArICAgICAgICAgICAgICNhZGRyZXNzLWNlbGxzID0gPDI+Ow0KPiA+ID4gKyAgICAgICAg
ICAgICAjc2l6ZS1jZWxscyA9IDwwPjsNCj4gPiA+ICsNCj4gPiA+ICsgICAgICAgICAgICAgLyoN
Cj4gPiA+ICsgICAgICAgICAgICAgICogV2UgZXhwZWN0IHRoZSBlbmFibGUtbWV0aG9kIGZvciBj
cHUncyB0byBiZSAicHNjaSIsDQo+ID4gYnV0IHRoaXMNCj4gPiA+ICsgICAgICAgICAgICAgICog
aXMgZGVwZW5kZW50IG9uIHRoZSBTb0MgRlcsIHdoaWNoIHdpbGwgZmlsbCB0aGlzIGluLg0KPiA+
ID4gKyAgICAgICAgICAgICAgKg0KPiA+ID4gKyAgICAgICAgICAgICAgKiBDdXJyZW50bHkgc3Vw
cG9ydGVkIGVuYWJsZS1tZXRob2QgaXMgcHNjaSB2MC4yDQo+ID4gPiArICAgICAgICAgICAgICAq
Lw0KPiA+ID4gKyAgICAgICAgICAgICBjcHUwOiAgY3B1QDB7DQo+ID4gPiArICAgICAgICAgICAg
ICAgICAgICAgZGV2aWNlX3R5cGUgPSAiY3B1IjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAg
ICBjb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTUzIjsNCj4gPiA+ICsgICAgICAgICAgICAgICAg
ICAgICByZWcgPSA8MHgwIDB4MD47DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgY2xvY2tz
ID0gPCZjbG9ja2dlbiAxIDA+Ow0KPiA+ID4gKyAgICAgICAgICAgICB9Ow0KPiA+ID4gKw0KPiA+
ID4gKyAgICAgICAgICAgICBjcHUxOiAgY3B1QDF7DQo+ID4gPiArICAgICAgICAgICAgICAgICAg
ICAgZGV2aWNlX3R5cGUgPSAiY3B1IjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21w
YXRpYmxlID0gImFybSxjb3J0ZXgtYTUzIjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBy
ZWcgPSA8MHgwIDB4MT47DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgY2xvY2tzID0gPCZj
bG9ja2dlbiAxIDA+Ow0KPiA+ID4gKyAgICAgICAgICAgICB9Ow0KPiA+ID4gKw0KPiA+ID4gKyAg
ICAgICAgICAgICBjcHUyOiAgY3B1QDJ7DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgZGV2
aWNlX3R5cGUgPSAiY3B1IjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxl
ID0gImFybSxjb3J0ZXgtYTUzIjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICByZWcgPSA8
MHgwIDB4Mj47DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgY2xvY2tzID0gPCZjbG9ja2dl
biAxIDA+Ow0KPiA+ID4gKyAgICAgICAgICAgICB9Ow0KPiA+ID4gKw0KPiA+ID4gKyAgICAgICAg
ICAgICBjcHUzOiAgY3B1QDN7DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgZGV2aWNlX3R5
cGUgPSAiY3B1IjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxlID0gImFy
bSxjb3J0ZXgtYTUzIjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICByZWcgPSA8MHgwIDB4
Mz47DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgY2xvY2tzID0gPCZjbG9ja2dlbiAxIDA+
Ow0KPiA+ID4gKyAgICAgICAgICAgICB9Ow0KPiA+ID4gKyAgICAgfTsNCj4gPiA+ICsNCj4gPiA+
ICsgICAgICBtZW1vcnlAODAwMDAwMDB7DQo+ID4gPiArICAgICAgICAgICAgIGRldmljZV90eXBl
ID0gIm1lbW9yeSI7DQo+ID4gPiArICAgICAgICAgICAgIHJlZyA9IDwweDAgMHg4MDAwMDAwMCAw
IDB4ODAwMDAwMDA+Ow0KPiA+ID4gKyAgICAgICAgICAgICAgICAgICAvKiBEUkFNIHNwYWNlIDEs
IHNpemU6IDJHaUIgRFJBTSAqLw0KPiA+ID4gKyAgICAgfTsNCj4gPiA+ICsNCj4gPiA+ICsgICAg
IHN5c2Nsazogc3lzY2xrIHsNCj4gPiA+ICsgICAgICAgICAgICAgY29tcGF0aWJsZSA9ICJmaXhl
ZC1jbG9jayI7DQo+ID4gPiArICAgICAgICAgICAgICNjbG9jay1jZWxscyA9IDwwPjsNCj4gPiA+
ICsgICAgICAgICAgICAgY2xvY2stZnJlcXVlbmN5ID0gPDEwMDAwMDAwMD47DQo+ID4gPiArICAg
ICAgICAgICAgIGNsb2NrLW91dHB1dC1uYW1lcyA9ICJzeXNjbGsiOw0KPiA+ID4gKyAgICAgfTsN
Cj4gPiA+ICsNCj4gPiA+ICsgICAgIHNvYyB7DQo+ID4gPiArICAgICAgICAgICAgIGNvbXBhdGli
bGUgPSAic2ltcGxlLWJ1cyI7DQo+ID4gPiArICAgICAgICAgICAgICNhZGRyZXNzLWNlbGxzID0g
PDI+Ow0KPiA+ID4gKyAgICAgICAgICAgICAjc2l6ZS1jZWxscyA9IDwyPjsNCj4gPiA+ICsgICAg
ICAgICAgICAgcmFuZ2VzOw0KPiA+ID4gKw0KPiA+ID4gKyAgICAgICAgICAgICBjbG9ja2dlbjog
IGNsb2NraW5nQDFlZTEwMDB7DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgY29tcGF0aWJs
ZSA9ICJmc2wsbHMxMDQzYS1jbG9ja2dlbiI7DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAg
cmVnID0gPDB4MCAweDFlZTEwMDAgMHgwIDB4MTAwMD47DQo+ID4gPiArICAgICAgICAgICAgICAg
ICAgICAgI2Nsb2NrLWNlbGxzID0gPDI+Ow0KPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNs
b2NrcyA9IDwmc3lzY2xrPjsNCj4gPiA+ICsgICAgICAgICAgICAgfTsNCj4gPiA+ICsNCj4gPiA+
ICsgICAgICAgICAgICAgdGltZXIgew0KPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNvbXBh
dGlibGUgPSAiYXJtLGFybXY4LXRpbWVyIjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBp
bnRlcnJ1cHRzID0gPDEgMTMgMHgxPiwgLyogUGh5c2ljYWwgU2VjdXJlDQo+ID4gPiArIFBQSQ0K
PiA+ICovDQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIDwxIDE0IDB4
MT4sIC8qIFBoeXNpY2FsDQo+ID4gPiArIE5vbi1TZWN1cmUNCj4gPiBQUEkgKi8NCj4gPiA+ICsg
ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPDEgMTEgMHgxPiwgLyogVmlydHVhbCBQ
UEkgKi8NCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPDEgMTAgMHgx
PjsgLyogSHlwZXJ2aXNvciBQUEkgKi8NCj4gPiA+ICsgICAgICAgICAgICAgfTsNCj4gPiA+ICsN
Cj4gPiA+ICsgICAgICAgICAgICAgcG11IHsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBj
b21wYXRpYmxlID0gImFybSxhcm12OC1wbXV2MyI7DQo+ID4gPiArICAgICAgICAgICAgICAgICAg
ICAgaW50ZXJydXB0cyA9IDwwIDEwNiAweDQ+LA0KPiA+ID4gKyAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICAgICA8MCAxMDcgMHg0PiwNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICAgPDAgOTUgMHg0PiwNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgPDAgOTcgMHg0PjsNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBpbnRlcnJ1
cHQtYWZmaW5pdHkgPSA8JmNwdTA+LA0KPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICAgICAgIDwmY3B1MT4sDQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICAgICAgICAgPCZjcHUyPiwNCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICAgICAgICAgICA8JmNwdTM+Ow0KPiA+ID4gKyAgICAgICAgICAgICB9Ow0KPiA+
ID4gKw0KPiA+ID4gKyAgICAgICAgICAgICBnaWM6ICBpbnRlcnJ1cHQtY29udHJvbGxlckAxNDAw
MDAwew0KPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNvbXBhdGlibGUgPSAiYXJtLGdpYy00
MDAiOw0KPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgICNpbnRlcnJ1cHQtY2VsbHMgPSA8Mz47
DQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgaW50ZXJydXB0LWNvbnRyb2xsZXI7DQo+ID4g
PiArICAgICAgICAgICAgICAgICAgICAgcmVnID0gPDB4MCAweDE0MDEwMDAgMCAweDEwMDA+LCAv
KiBHSUNEICovDQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgPDB4MCAweDE0MDIw
MDAgMCAweDIwMDA+LCAvKiBHSUNDICovDQo+ID4gPiArICAgICAgICAgICAgICAgICAgICAgICAg
ICAgPDB4MCAweDE0MDQwMDAgMCAweDIwMDA+LCAvKiBHSUNIICovDQo+ID4gPiArICAgICAgICAg
ICAgICAgICAgICAgICAgICAgPDB4MCAweDE0MDYwMDAgMCAweDIwMDA+OyAvKiBHSUNWICovDQo+
ID4gPiArICAgICAgICAgICAgICAgICAgICAgaW50ZXJydXB0cyA9IDwxIDkgMHhmMDg+Ow0KPiA+
ID4gKyAgICAgICAgICAgICB9Ow0KPiA+DQo+ID4gVGhlIHJlY2VudGx5IHBvc3RlZCBsczIwODAg
ZGV2aWNlIHRyZWUgcGF0Y2ggcHV0cyBwbXUsIGdpYywgZXRjLiB1bmRlcg0KPiA+IHRoZSByb290
IG5vZGUgcmF0aGVyIHRoYW4gdGhlIHNvYyBub2RlLiAgV2hlcmUgc2hvdWxkIHRoZXkgZ28/ICBB
dA0KPiA+IGxlYXN0IGl0IHNob3VsZCBiZSBjb25zaXN0ZW50Li4uDQo+IA0KPiBXaHkgdHJlYXQg
cG11LCBnaWMgYW5kIHRpbWVyIGFzIHNwZWNpYWw/IFdobyBjYW4gZXhwbGFpbiBpdD8NCj4gSSBm
aW5kIHNvbWUgdmVuZGVycyBwdXQgdGhlIGdpYyBhbmQvb3IgdGltZXIgbm9kZSB1bmRlciB0aGUg
c29jIG5vZGUsDQo+IHN1Y2ggYXMgYXJjaC9hcm02NC9ib290L2R0cy9tYXJ2ZWxsL2JlcmxpbjRj
dC5kdHNpLA0KPiBhcmNoL2FybTY0L2Jvb3QvZHRzL21lZGlhdGVrL210ODE3My5kdHNpIGFuZA0K
PiBhcmNoL2FybTY0L2Jvb3QvZHRzL3Fjb20vbXNtODkxNi5kdHNpLg0KPiBTbyBJIHB1dCB0aGVt
IHVuZGVybmVhdGggdGhlIHNvYyBub2RlLg0KDQpBcyB5b3Ugc2FpZCBpdCBkZXBlbmRzIG9uIHlv
dXIgU09DIGFyY2hpdGVjdHVyZSBhbmQgYnVzIGxheW91dC4NCg0KMS4gQVJNdjggdGltZXIgaXMg
YSBwZXItY29yZSB0aW1lciB3aXRoIGEgZ2xvYmFsIHRpbWViYXNlLCBzbyBpdCBkb2Vzbid0IG1h
a2UgbXVjaCBzZW5zZQ0KdG8gcGxhY2UgaXQgdW5kZXIgL3NvYyBub2RlIGFzIHdlIGRvbid0IGtl
ZXAgL2NwdXMgdW5kZXIgdGhlIC9zb2Mgbm9kZSBhcyB3ZWxsDQoNCjIuIFNpbWlsYXJseSBmb3Ig
R0lDIGFuZCBUaW1lci4NCg0KSG93ZXZlciwgeW91ciBTb0MgYnVzIGxheW91dCBtaWdodCBiZSBk
aWZmZXJlbnQuIFNvIGlmIHlvdSBoYXZlIGV4YWN0IGlkZWEgb2YgdGhlIGJ1cw0KbGF5b3V0IGZv
ciB5b3VyIFNvQywgYmV0dGVyIHRvIHVzZSBleGFjdCBuYW1lcyBsaWtlIEFIQiwgQVBCIGFuZCBB
WEkuDQoNClJlZmVyIHRvIElNWDI4IGJ1cyBvcmdhbml6YXRpb24gZXhhbXBsZSAoc2xpZGUgMjQv
NDUpIGluICdkZXZpY2UtdHJlZSBmb3IgZHVtbWllcyBwZGYnIFsxXQ0KDQpbMV0gaHR0cHM6Ly9l
dmVudHMubGludXhmb3VuZGF0aW9uLm9yZy9zaXRlcy9ldmVudHMvZmlsZXMvc2xpZGVzL3BldGF6
em9uaS1kZXZpY2UtdHJlZS1kdW1taWVzLnBkZg0K
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 5:12 ` Sharma Bhupesh
0 siblings, 0 replies; 46+ messages in thread
From: Sharma Bhupesh @ 2015-10-16 5:12 UTC (permalink / raw)
To: linux-arm-kernel
> From: Hou Zhiqiang-B48286
> Sent: Friday, October 16, 2015 9:07 AM
>
>
> > -----Original Message-----
> > From: Wood Scott-B07421
> > Sent: 2015?10?16? 4:46
> > To: Hou Zhiqiang-B48286
> > Cc: linux-arm-kernel at lists.infradead.org; catalin.marinas at arm.com;
> > will.deacon at arm.com; linux-i2c at vger.kernel.org; linux-
> > watchdog at vger.kernel.org; linux-doc at vger.kernel.org; linux-
> > clk at vger.kernel.org; mark.rutland at arm.com; linux at roeck-us.net;
> > wsa at the- dreams.de; wim at iguana.be; corbet at lwn.net;
> > mturquette at baylibre.com; sboyd at codeaurora.org; Hu Mingkai-B21284; Xie
> > Shaohui-B21989; Sharma Bhupesh-B45370; Song Wenbin-B53747; Li
> > Yang-Leo-R58472; Sharma Bhupesh-
> > B45370
> > Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale
> > LS1043A SoC
> >
> > On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> > >
> > > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > > similar to LS1021a which complies to Chassis 2.1 spec.
> > >
> > > Following levels of DTSI/DTS files have been created for the LS1043A
> > > SoC family:
> > >
> > > - fsl-ls1043a.dtsi:
> > > DTS-Include file for FSL LS1043A SoC.
> > >
> > > Signed-off-by: Li Yang <leoli@freescale.com>
> > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > > ---
> > > V4:
> > > - Add soc node with simple-bus compatible.
> > > - Add property interrupt-affinity for armv8 pmuv3 node.
> > >
> > > V3:
> > > - Add device tree node for SATA.
> > > - Remove properity enable-method for all cpu node.
> > > Remove reserved memory region for spin-table.
> > >
> > > V2:
> > > - Add secondary core boot method.
> > > - Move out the sysclk node from the clockgen node.
> > > - Correct the reg size of GICC.
> > >
> > > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > > +++++++++++++++++++++++++
> > > 1 file changed, 525 insertions(+)
> > > create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > >
> > > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > new file mode 100644
> > > index 0000000..1a5bf79
> > > --- /dev/null
> > > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > @@ -0,0 +1,525 @@
> > > +/*
> > > + * Device Tree Include file for Freescale Layerscape-1043A family
> SoC.
> > > + *
> > > + * Copyright 2014-2015, Freescale Semiconductor
> > > + *
> > > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > > + *
> > > + * This file is dual-licensed: you can use it either under the
> > > +terms
> > > + * of the GPLv2 or the X11 license, at your option. Note that this
> > > +dual
> > > + * licensing only applies to this file, and not this project as a
> > > + * whole.
> > > + *
> > > + * a) This library is free software; you can redistribute it and/or
> > > + * modify it under the terms of the GNU General Public License
> as
> > > + * published by the Free Software Foundation; either version 2
> of
> > the
> > > + * License, or (at your option) any later version.
> > > + *
> > > + * This library is distributed in the hope that it will be
> useful,
> > > + * but WITHOUT ANY WARRANTY; without even the implied warranty
> of
> > > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> > > + * GNU General Public License for more details.
> > > + *
> > > + * Or, alternatively,
> > > + *
> > > + * b) Permission is hereby granted, free of charge, to any person
> > > + * obtaining a copy of this software and associated
> documentation
> > > + * files (the "Software"), to deal in the Software without
> > > + * restriction, including without limitation the rights to use,
> > > + * copy, modify, merge, publish, distribute, sublicense, and/or
> > > + * sell copies of the Software, and to permit persons to whom
> the
> > > + * Software is furnished to do so, subject to the following
> > > + * conditions:
> > > + *
> > > + * The above copyright notice and this permission notice shall
> be
> > > + * included in all copies or substantial portions of the
> Software.
> > > + *
> > > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY
> KIND,
> > > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
> WARRANTIES
> > > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> > > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > > + * OTHER DEALINGS IN THE SOFTWARE.
> > > + */
> > > +
> > > +/ {
> > > + compatible = "fsl,ls1043a";
> > > + interrupt-parent = <&gic>;
> > > + #address-cells = <2>;
> > > + #size-cells = <2>;
> > > +
> > > + cpus {
> > > + #address-cells = <2>;
> > > + #size-cells = <0>;
> > > +
> > > + /*
> > > + * We expect the enable-method for cpu's to be "psci",
> > but this
> > > + * is dependent on the SoC FW, which will fill this in.
> > > + *
> > > + * Currently supported enable-method is psci v0.2
> > > + */
> > > + cpu0: cpu at 0{
> > > + device_type = "cpu";
> > > + compatible = "arm,cortex-a53";
> > > + reg = <0x0 0x0>;
> > > + clocks = <&clockgen 1 0>;
> > > + };
> > > +
> > > + cpu1: cpu at 1{
> > > + device_type = "cpu";
> > > + compatible = "arm,cortex-a53";
> > > + reg = <0x0 0x1>;
> > > + clocks = <&clockgen 1 0>;
> > > + };
> > > +
> > > + cpu2: cpu at 2{
> > > + device_type = "cpu";
> > > + compatible = "arm,cortex-a53";
> > > + reg = <0x0 0x2>;
> > > + clocks = <&clockgen 1 0>;
> > > + };
> > > +
> > > + cpu3: cpu at 3{
> > > + device_type = "cpu";
> > > + compatible = "arm,cortex-a53";
> > > + reg = <0x0 0x3>;
> > > + clocks = <&clockgen 1 0>;
> > > + };
> > > + };
> > > +
> > > + memory at 80000000{
> > > + device_type = "memory";
> > > + reg = <0x0 0x80000000 0 0x80000000>;
> > > + /* DRAM space 1, size: 2GiB DRAM */
> > > + };
> > > +
> > > + sysclk: sysclk {
> > > + compatible = "fixed-clock";
> > > + #clock-cells = <0>;
> > > + clock-frequency = <100000000>;
> > > + clock-output-names = "sysclk";
> > > + };
> > > +
> > > + soc {
> > > + compatible = "simple-bus";
> > > + #address-cells = <2>;
> > > + #size-cells = <2>;
> > > + ranges;
> > > +
> > > + clockgen: clocking at 1ee1000{
> > > + compatible = "fsl,ls1043a-clockgen";
> > > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > > + #clock-cells = <2>;
> > > + clocks = <&sysclk>;
> > > + };
> > > +
> > > + timer {
> > > + compatible = "arm,armv8-timer";
> > > + interrupts = <1 13 0x1>, /* Physical Secure
> > > + PPI
> > */
> > > + <1 14 0x1>, /* Physical
> > > + Non-Secure
> > PPI */
> > > + <1 11 0x1>, /* Virtual PPI */
> > > + <1 10 0x1>; /* Hypervisor PPI */
> > > + };
> > > +
> > > + pmu {
> > > + compatible = "arm,armv8-pmuv3";
> > > + interrupts = <0 106 0x4>,
> > > + <0 107 0x4>,
> > > + <0 95 0x4>,
> > > + <0 97 0x4>;
> > > + interrupt-affinity = <&cpu0>,
> > > + <&cpu1>,
> > > + <&cpu2>,
> > > + <&cpu3>;
> > > + };
> > > +
> > > + gic: interrupt-controller at 1400000{
> > > + compatible = "arm,gic-400";
> > > + #interrupt-cells = <3>;
> > > + interrupt-controller;
> > > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > > + interrupts = <1 9 0xf08>;
> > > + };
> >
> > The recently posted ls2080 device tree patch puts pmu, gic, etc. under
> > the root node rather than the soc node. Where should they go? At
> > least it should be consistent...
>
> Why treat pmu, gic and timer as special? Who can explain it?
> I find some venders put the gic and/or timer node under the soc node,
> such as arch/arm64/boot/dts/marvell/berlin4ct.dtsi,
> arch/arm64/boot/dts/mediatek/mt8173.dtsi and
> arch/arm64/boot/dts/qcom/msm8916.dtsi.
> So I put them underneath the soc node.
As you said it depends on your SOC architecture and bus layout.
1. ARMv8 timer is a per-core timer with a global timebase, so it doesn't make much sense
to place it under /soc node as we don't keep /cpus under the /soc node as well
2. Similarly for GIC and Timer.
However, your SoC bus layout might be different. So if you have exact idea of the bus
layout for your SoC, better to use exact names like AHB, APB and AXI.
Refer to IMX28 bus organization example (slide 24/45) in 'device-tree for dummies pdf' [1]
[1] https://events.linuxfoundation.org/sites/events/files/slides/petazzoni-device-tree-dummies.pdf
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 5:12 ` Sharma Bhupesh
0 siblings, 0 replies; 46+ messages in thread
From: Sharma Bhupesh @ 2015-10-16 5:12 UTC (permalink / raw)
To: Hou Zhiqiang, Scott Wood
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Wenbin Song, Li Leo
> From: Hou Zhiqiang-B48286
> Sent: Friday, October 16, 2015 9:07 AM
>
>
> > -----Original Message-----
> > From: Wood Scott-B07421
> > Sent: 2015年10月16日 4:46
> > To: Hou Zhiqiang-B48286
> > Cc: linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> > will.deacon@arm.com; linux-i2c@vger.kernel.org; linux-
> > watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> > clk@vger.kernel.org; mark.rutland@arm.com; linux@roeck-us.net;
> > wsa@the- dreams.de; wim@iguana.be; corbet@lwn.net;
> > mturquette@baylibre.com; sboyd@codeaurora.org; Hu Mingkai-B21284; Xie
> > Shaohui-B21989; Sharma Bhupesh-B45370; Song Wenbin-B53747; Li
> > Yang-Leo-R58472; Sharma Bhupesh-
> > B45370
> > Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale
> > LS1043A SoC
> >
> > On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> > >
> > > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > > similar to LS1021a which complies to Chassis 2.1 spec.
> > >
> > > Following levels of DTSI/DTS files have been created for the LS1043A
> > > SoC family:
> > >
> > > - fsl-ls1043a.dtsi:
> > > DTS-Include file for FSL LS1043A SoC.
> > >
> > > Signed-off-by: Li Yang <leoli@freescale.com>
> > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > > ---
> > > V4:
> > > - Add soc node with simple-bus compatible.
> > > - Add property interrupt-affinity for armv8 pmuv3 node.
> > >
> > > V3:
> > > - Add device tree node for SATA.
> > > - Remove properity enable-method for all cpu node.
> > > Remove reserved memory region for spin-table.
> > >
> > > V2:
> > > - Add secondary core boot method.
> > > - Move out the sysclk node from the clockgen node.
> > > - Correct the reg size of GICC.
> > >
> > > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > > +++++++++++++++++++++++++
> > > 1 file changed, 525 insertions(+)
> > > create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > >
> > > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > new file mode 100644
> > > index 0000000..1a5bf79
> > > --- /dev/null
> > > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > @@ -0,0 +1,525 @@
> > > +/*
> > > + * Device Tree Include file for Freescale Layerscape-1043A family
> SoC.
> > > + *
> > > + * Copyright 2014-2015, Freescale Semiconductor
> > > + *
> > > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > > + *
> > > + * This file is dual-licensed: you can use it either under the
> > > +terms
> > > + * of the GPLv2 or the X11 license, at your option. Note that this
> > > +dual
> > > + * licensing only applies to this file, and not this project as a
> > > + * whole.
> > > + *
> > > + * a) This library is free software; you can redistribute it and/or
> > > + * modify it under the terms of the GNU General Public License
> as
> > > + * published by the Free Software Foundation; either version 2
> of
> > the
> > > + * License, or (at your option) any later version.
> > > + *
> > > + * This library is distributed in the hope that it will be
> useful,
> > > + * but WITHOUT ANY WARRANTY; without even the implied warranty
> of
> > > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> > > + * GNU General Public License for more details.
> > > + *
> > > + * Or, alternatively,
> > > + *
> > > + * b) Permission is hereby granted, free of charge, to any person
> > > + * obtaining a copy of this software and associated
> documentation
> > > + * files (the "Software"), to deal in the Software without
> > > + * restriction, including without limitation the rights to use,
> > > + * copy, modify, merge, publish, distribute, sublicense, and/or
> > > + * sell copies of the Software, and to permit persons to whom
> the
> > > + * Software is furnished to do so, subject to the following
> > > + * conditions:
> > > + *
> > > + * The above copyright notice and this permission notice shall
> be
> > > + * included in all copies or substantial portions of the
> Software.
> > > + *
> > > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY
> KIND,
> > > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
> WARRANTIES
> > > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
> > > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
> > > + * OTHER DEALINGS IN THE SOFTWARE.
> > > + */
> > > +
> > > +/ {
> > > + compatible = "fsl,ls1043a";
> > > + interrupt-parent = <&gic>;
> > > + #address-cells = <2>;
> > > + #size-cells = <2>;
> > > +
> > > + cpus {
> > > + #address-cells = <2>;
> > > + #size-cells = <0>;
> > > +
> > > + /*
> > > + * We expect the enable-method for cpu's to be "psci",
> > but this
> > > + * is dependent on the SoC FW, which will fill this in.
> > > + *
> > > + * Currently supported enable-method is psci v0.2
> > > + */
> > > + cpu0: cpu@0{
> > > + device_type = "cpu";
> > > + compatible = "arm,cortex-a53";
> > > + reg = <0x0 0x0>;
> > > + clocks = <&clockgen 1 0>;
> > > + };
> > > +
> > > + cpu1: cpu@1{
> > > + device_type = "cpu";
> > > + compatible = "arm,cortex-a53";
> > > + reg = <0x0 0x1>;
> > > + clocks = <&clockgen 1 0>;
> > > + };
> > > +
> > > + cpu2: cpu@2{
> > > + device_type = "cpu";
> > > + compatible = "arm,cortex-a53";
> > > + reg = <0x0 0x2>;
> > > + clocks = <&clockgen 1 0>;
> > > + };
> > > +
> > > + cpu3: cpu@3{
> > > + device_type = "cpu";
> > > + compatible = "arm,cortex-a53";
> > > + reg = <0x0 0x3>;
> > > + clocks = <&clockgen 1 0>;
> > > + };
> > > + };
> > > +
> > > + memory@80000000{
> > > + device_type = "memory";
> > > + reg = <0x0 0x80000000 0 0x80000000>;
> > > + /* DRAM space 1, size: 2GiB DRAM */
> > > + };
> > > +
> > > + sysclk: sysclk {
> > > + compatible = "fixed-clock";
> > > + #clock-cells = <0>;
> > > + clock-frequency = <100000000>;
> > > + clock-output-names = "sysclk";
> > > + };
> > > +
> > > + soc {
> > > + compatible = "simple-bus";
> > > + #address-cells = <2>;
> > > + #size-cells = <2>;
> > > + ranges;
> > > +
> > > + clockgen: clocking@1ee1000{
> > > + compatible = "fsl,ls1043a-clockgen";
> > > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > > + #clock-cells = <2>;
> > > + clocks = <&sysclk>;
> > > + };
> > > +
> > > + timer {
> > > + compatible = "arm,armv8-timer";
> > > + interrupts = <1 13 0x1>, /* Physical Secure
> > > + PPI
> > */
> > > + <1 14 0x1>, /* Physical
> > > + Non-Secure
> > PPI */
> > > + <1 11 0x1>, /* Virtual PPI */
> > > + <1 10 0x1>; /* Hypervisor PPI */
> > > + };
> > > +
> > > + pmu {
> > > + compatible = "arm,armv8-pmuv3";
> > > + interrupts = <0 106 0x4>,
> > > + <0 107 0x4>,
> > > + <0 95 0x4>,
> > > + <0 97 0x4>;
> > > + interrupt-affinity = <&cpu0>,
> > > + <&cpu1>,
> > > + <&cpu2>,
> > > + <&cpu3>;
> > > + };
> > > +
> > > + gic: interrupt-controller@1400000{
> > > + compatible = "arm,gic-400";
> > > + #interrupt-cells = <3>;
> > > + interrupt-controller;
> > > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > > + interrupts = <1 9 0xf08>;
> > > + };
> >
> > The recently posted ls2080 device tree patch puts pmu, gic, etc. under
> > the root node rather than the soc node. Where should they go? At
> > least it should be consistent...
>
> Why treat pmu, gic and timer as special? Who can explain it?
> I find some venders put the gic and/or timer node under the soc node,
> such as arch/arm64/boot/dts/marvell/berlin4ct.dtsi,
> arch/arm64/boot/dts/mediatek/mt8173.dtsi and
> arch/arm64/boot/dts/qcom/msm8916.dtsi.
> So I put them underneath the soc node.
As you said it depends on your SOC architecture and bus layout.
1. ARMv8 timer is a per-core timer with a global timebase, so it doesn't make much sense
to place it under /soc node as we don't keep /cpus under the /soc node as well
2. Similarly for GIC and Timer.
However, your SoC bus layout might be different. So if you have exact idea of the bus
layout for your SoC, better to use exact names like AHB, APB and AXI.
Refer to IMX28 bus organization example (slide 24/45) in 'device-tree for dummies pdf' [1]
[1] https://events.linuxfoundation.org/sites/events/files/slides/petazzoni-device-tree-dummies.pdf
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
2015-10-16 5:12 ` Sharma Bhupesh
(?)
@ 2015-10-16 9:58 ` Hou Zhiqiang
-1 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 9:58 UTC (permalink / raw)
To: Sharma Bhupesh, Scott Wood
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Wenbin Song, Li Leo
DQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogU2hhcm1hIEJodXBlc2gt
QjQ1MzcwDQo+IFNlbnQ6IDIwMTXlubQxMOaciDE25pelIDEzOjEyDQo+IFRvOiBIb3UgWmhpcWlh
bmctQjQ4Mjg2OyBXb29kIFNjb3R0LUIwNzQyMQ0KPiBDYzogbGludXgtYXJtLWtlcm5lbEBsaXN0
cy5pbmZyYWRlYWQub3JnOyBjYXRhbGluLm1hcmluYXNAYXJtLmNvbTsNCj4gd2lsbC5kZWFjb25A
YXJtLmNvbTsgbGludXgtaTJjQHZnZXIua2VybmVsLm9yZzsgbGludXgtDQo+IHdhdGNoZG9nQHZn
ZXIua2VybmVsLm9yZzsgbGludXgtZG9jQHZnZXIua2VybmVsLm9yZzsgbGludXgtDQo+IGNsa0B2
Z2VyLmtlcm5lbC5vcmc7IG1hcmsucnV0bGFuZEBhcm0uY29tOyBsaW51eEByb2Vjay11cy5uZXQ7
IHdzYUB0aGUtDQo+IGRyZWFtcy5kZTsgd2ltQGlndWFuYS5iZTsgY29yYmV0QGx3bi5uZXQ7IG10
dXJxdWV0dGVAYmF5bGlicmUuY29tOw0KPiBzYm95ZEBjb2RlYXVyb3JhLm9yZzsgSHUgTWluZ2th
aS1CMjEyODQ7IFhpZSBTaGFvaHVpLUIyMTk4OTsgU29uZyBXZW5iaW4tDQo+IEI1Mzc0NzsgTGkg
WWFuZy1MZW8tUjU4NDcyDQo+IFN1YmplY3Q6IFJFOiBbUEFUQ0ggVjQgNC82XSBhcm02NC9sczEw
NDNhOiBhZGQgRFRTIGZvciBGcmVlc2NhbGUgTFMxMDQzQQ0KPiBTb0MNCj4gDQo+ID4gRnJvbTog
SG91IFpoaXFpYW5nLUI0ODI4Ng0KPiA+IFNlbnQ6IEZyaWRheSwgT2N0b2JlciAxNiwgMjAxNSA5
OjA3IEFNDQo+ID4NCj4gPg0KPiA+ID4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gPiA+
IEZyb206IFdvb2QgU2NvdHQtQjA3NDIxDQo+ID4gPiBTZW50OiAyMDE15bm0MTDmnIgxNuaXpSA0
OjQ2DQo+ID4gPiBUbzogSG91IFpoaXFpYW5nLUI0ODI4Ng0KPiA+ID4gQ2M6IGxpbnV4LWFybS1r
ZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZzsgY2F0YWxpbi5tYXJpbmFzQGFybS5jb207DQo+ID4g
PiB3aWxsLmRlYWNvbkBhcm0uY29tOyBsaW51eC1pMmNAdmdlci5rZXJuZWwub3JnOyBsaW51eC0N
Cj4gPiA+IHdhdGNoZG9nQHZnZXIua2VybmVsLm9yZzsgbGludXgtZG9jQHZnZXIua2VybmVsLm9y
ZzsgbGludXgtDQo+ID4gPiBjbGtAdmdlci5rZXJuZWwub3JnOyBtYXJrLnJ1dGxhbmRAYXJtLmNv
bTsgbGludXhAcm9lY2stdXMubmV0Ow0KPiA+ID4gd3NhQHRoZS0gZHJlYW1zLmRlOyB3aW1AaWd1
YW5hLmJlOyBjb3JiZXRAbHduLm5ldDsNCj4gPiA+IG10dXJxdWV0dGVAYmF5bGlicmUuY29tOyBz
Ym95ZEBjb2RlYXVyb3JhLm9yZzsgSHUgTWluZ2thaS1CMjEyODQ7DQo+ID4gPiBYaWUgU2hhb2h1
aS1CMjE5ODk7IFNoYXJtYSBCaHVwZXNoLUI0NTM3MDsgU29uZyBXZW5iaW4tQjUzNzQ3OyBMaQ0K
PiA+ID4gWWFuZy1MZW8tUjU4NDcyOyBTaGFybWEgQmh1cGVzaC0NCj4gPiA+IEI0NTM3MA0KPiA+
ID4gU3ViamVjdDogUmU6IFtQQVRDSCBWNCA0LzZdIGFybTY0L2xzMTA0M2E6IGFkZCBEVFMgZm9y
IEZyZWVzY2FsZQ0KPiA+ID4gTFMxMDQzQSBTb0MNCj4gPiA+DQo+ID4gPiBPbiBUaHUsIDIwMTUt
MTAtMTUgYXQgMjA6MTIgKzA4MDAsIFpoaXFpYW5nIEhvdSB3cm90ZToNCj4gPiA+ID4gRnJvbTog
TWluZ2thaSBIdSA8TWluZ2thaS5IdUBmcmVlc2NhbGUuY29tPg0KPiA+ID4gPg0KPiA+ID4gPiBM
UzEwNDNhIGlzIGFuIFNvQyB3aXRoIDQgQVJNdjggQTUzIGNvcmVzIGFuZCBtb3N0IG90aGVyIElQ
IGJsb2Nrcw0KPiA+ID4gPiBzaW1pbGFyIHRvIExTMTAyMWEgd2hpY2ggY29tcGxpZXMgdG8gQ2hh
c3NpcyAyLjEgc3BlYy4NCj4gPiA+ID4NCj4gPiA+ID4gRm9sbG93aW5nIGxldmVscyBvZiBEVFNJ
L0RUUyBmaWxlcyBoYXZlIGJlZW4gY3JlYXRlZCBmb3IgdGhlDQo+ID4gPiA+IExTMTA0M0EgU29D
IGZhbWlseToNCj4gPiA+ID4NCj4gPiA+ID4gLSBmc2wtbHMxMDQzYS5kdHNpOg0KPiA+ID4gPiAg
IERUUy1JbmNsdWRlIGZpbGUgZm9yIEZTTCBMUzEwNDNBIFNvQy4NCj4gPiA+ID4NCj4gPiA+ID4g
U2lnbmVkLW9mZi1ieTogTGkgWWFuZyA8bGVvbGlAZnJlZXNjYWxlLmNvbT4NCj4gPiA+ID4gU2ln
bmVkLW9mZi1ieTogSG91IFpoaXFpYW5nIDxCNDgyODZAZnJlZXNjYWxlLmNvbT4NCj4gPiA+ID4g
U2lnbmVkLW9mZi1ieTogTWluZ2thaSBIdSA8TWluZ2thaS5IdUBmcmVlc2NhbGUuY29tPg0KPiA+
ID4gPiBTaWduZWQtb2ZmLWJ5OiBXZW5iaW4gU29uZyA8V2VuYmluLlNvbmdAZnJlZXNjYWxlLmNv
bT4NCj4gPiA+ID4gLS0tDQo+ID4gPiA+IFY0Og0KPiA+ID4gPiAgLSBBZGQgc29jIG5vZGUgd2l0
aCBzaW1wbGUtYnVzIGNvbXBhdGlibGUuDQo+ID4gPiA+ICAtIEFkZCBwcm9wZXJ0eSBpbnRlcnJ1
cHQtYWZmaW5pdHkgZm9yIGFybXY4IHBtdXYzIG5vZGUuDQo+ID4gPiA+DQo+ID4gPiA+IFYzOg0K
PiA+ID4gPiAgLSBBZGQgZGV2aWNlIHRyZWUgbm9kZSBmb3IgU0FUQS4NCj4gPiA+ID4gIC0gUmVt
b3ZlIHByb3Blcml0eSBlbmFibGUtbWV0aG9kIGZvciBhbGwgY3B1IG5vZGUuDQo+ID4gPiA+ICAg
IFJlbW92ZSByZXNlcnZlZCBtZW1vcnkgcmVnaW9uIGZvciBzcGluLXRhYmxlLg0KPiA+ID4gPg0K
PiA+ID4gPiBWMjoNCj4gPiA+ID4gIC0gQWRkIHNlY29uZGFyeSBjb3JlIGJvb3QgbWV0aG9kLg0K
PiA+ID4gPiAgLSBNb3ZlIG91dCB0aGUgc3lzY2xrIG5vZGUgZnJvbSB0aGUgY2xvY2tnZW4gbm9k
ZS4NCj4gPiA+ID4gIC0gQ29ycmVjdCB0aGUgcmVnIHNpemUgb2YgR0lDQy4NCj4gPiA+ID4NCj4g
PiA+ID4gIGFyY2gvYXJtNjQvYm9vdC9kdHMvZnJlZXNjYWxlL2ZzbC1sczEwNDNhLmR0c2kgfCA1
MjUNCj4gPiA+ID4gKysrKysrKysrKysrKysrKysrKysrKysrKw0KPiA+ID4gPiAgMSBmaWxlIGNo
YW5nZWQsIDUyNSBpbnNlcnRpb25zKCspICBjcmVhdGUgbW9kZSAxMDA2NDQNCj4gPiA+ID4gYXJj
aC9hcm02NC9ib290L2R0cy9mcmVlc2NhbGUvZnNsLWxzMTA0M2EuZHRzaQ0KPiA+ID4gPg0KPiA+
ID4gPiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm02NC9ib290L2R0cy9mcmVlc2NhbGUvZnNsLWxzMTA0
M2EuZHRzaQ0KPiA+ID4gPiBiL2FyY2gvYXJtNjQvYm9vdC9kdHMvZnJlZXNjYWxlL2ZzbC1sczEw
NDNhLmR0c2kNCj4gPiA+ID4gbmV3IGZpbGUgbW9kZSAxMDA2NDQNCj4gPiA+ID4gaW5kZXggMDAw
MDAwMC4uMWE1YmY3OQ0KPiA+ID4gPiAtLS0gL2Rldi9udWxsDQo+ID4gPiA+ICsrKyBiL2FyY2gv
YXJtNjQvYm9vdC9kdHMvZnJlZXNjYWxlL2ZzbC1sczEwNDNhLmR0c2kNCj4gPiA+ID4gQEAgLTAs
MCArMSw1MjUgQEANCj4gPiA+ID4gKy8qDQo+ID4gPiA+ICsgKiBEZXZpY2UgVHJlZSBJbmNsdWRl
IGZpbGUgZm9yIEZyZWVzY2FsZSBMYXllcnNjYXBlLTEwNDNBIGZhbWlseQ0KPiA+IFNvQy4NCj4g
PiA+ID4gKyAqDQo+ID4gPiA+ICsgKiBDb3B5cmlnaHQgMjAxNC0yMDE1LCBGcmVlc2NhbGUgU2Vt
aWNvbmR1Y3Rvcg0KPiA+ID4gPiArICoNCj4gPiA+ID4gKyAqIE1pbmdrYWkgSHUgPE1pbmdrYWku
aHVAZnJlZXNjYWxlLmNvbT4NCj4gPiA+ID4gKyAqDQo+ID4gPiA+ICsgKiBUaGlzIGZpbGUgaXMg
ZHVhbC1saWNlbnNlZDogeW91IGNhbiB1c2UgaXQgZWl0aGVyIHVuZGVyIHRoZQ0KPiA+ID4gPiAr
dGVybXMNCj4gPiA+ID4gKyAqIG9mIHRoZSBHUEx2MiBvciB0aGUgWDExIGxpY2Vuc2UsIGF0IHlv
dXIgb3B0aW9uLiBOb3RlIHRoYXQNCj4gPiA+ID4gK3RoaXMgZHVhbA0KPiA+ID4gPiArICogbGlj
ZW5zaW5nIG9ubHkgYXBwbGllcyB0byB0aGlzIGZpbGUsIGFuZCBub3QgdGhpcyBwcm9qZWN0IGFz
IGENCj4gPiA+ID4gKyAqIHdob2xlLg0KPiA+ID4gPiArICoNCj4gPiA+ID4gKyAqICBhKSBUaGlz
IGxpYnJhcnkgaXMgZnJlZSBzb2Z0d2FyZTsgeW91IGNhbiByZWRpc3RyaWJ1dGUgaXQNCj4gYW5k
L29yDQo+ID4gPiA+ICsgKiAgICAgbW9kaWZ5IGl0IHVuZGVyIHRoZSB0ZXJtcyBvZiB0aGUgR05V
IEdlbmVyYWwgUHVibGljIExpY2Vuc2UNCj4gPiBhcw0KPiA+ID4gPiArICogICAgIHB1Ymxpc2hl
ZCBieSB0aGUgRnJlZSBTb2Z0d2FyZSBGb3VuZGF0aW9uOyBlaXRoZXIgdmVyc2lvbiAyDQo+ID4g
b2YNCj4gPiA+IHRoZQ0KPiA+ID4gPiArICogICAgIExpY2Vuc2UsIG9yIChhdCB5b3VyIG9wdGlv
bikgYW55IGxhdGVyIHZlcnNpb24uDQo+ID4gPiA+ICsgKg0KPiA+ID4gPiArICogICAgIFRoaXMg
bGlicmFyeSBpcyBkaXN0cmlidXRlZCBpbiB0aGUgaG9wZSB0aGF0IGl0IHdpbGwgYmUNCj4gPiB1
c2VmdWwsDQo+ID4gPiA+ICsgKiAgICAgYnV0IFdJVEhPVVQgQU5ZIFdBUlJBTlRZOyB3aXRob3V0
IGV2ZW4gdGhlIGltcGxpZWQgd2FycmFudHkNCj4gPiBvZg0KPiA+ID4gPiArICogICAgIE1FUkNI
QU5UQUJJTElUWSBvciBGSVRORVNTIEZPUiBBIFBBUlRJQ1VMQVIgUFVSUE9TRS4gIFNlZQ0KPiB0
aGUNCj4gPiA+ID4gKyAqICAgICBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5zZSBmb3IgbW9yZSBk
ZXRhaWxzLg0KPiA+ID4gPiArICoNCj4gPiA+ID4gKyAqIE9yLCBhbHRlcm5hdGl2ZWx5LA0KPiA+
ID4gPiArICoNCj4gPiA+ID4gKyAqICBiKSBQZXJtaXNzaW9uIGlzIGhlcmVieSBncmFudGVkLCBm
cmVlIG9mIGNoYXJnZSwgdG8gYW55IHBlcnNvbg0KPiA+ID4gPiArICogICAgIG9idGFpbmluZyBh
IGNvcHkgb2YgdGhpcyBzb2Z0d2FyZSBhbmQgYXNzb2NpYXRlZA0KPiA+IGRvY3VtZW50YXRpb24N
Cj4gPiA+ID4gKyAqICAgICBmaWxlcyAodGhlICJTb2Z0d2FyZSIpLCB0byBkZWFsIGluIHRoZSBT
b2Z0d2FyZSB3aXRob3V0DQo+ID4gPiA+ICsgKiAgICAgcmVzdHJpY3Rpb24sIGluY2x1ZGluZyB3
aXRob3V0IGxpbWl0YXRpb24gdGhlIHJpZ2h0cyB0byB1c2UsDQo+ID4gPiA+ICsgKiAgICAgY29w
eSwgbW9kaWZ5LCBtZXJnZSwgcHVibGlzaCwgZGlzdHJpYnV0ZSwgc3VibGljZW5zZSwNCj4gYW5k
L29yDQo+ID4gPiA+ICsgKiAgICAgc2VsbCBjb3BpZXMgb2YgdGhlIFNvZnR3YXJlLCBhbmQgdG8g
cGVybWl0IHBlcnNvbnMgdG8gd2hvbQ0KPiA+IHRoZQ0KPiA+ID4gPiArICogICAgIFNvZnR3YXJl
IGlzIGZ1cm5pc2hlZCB0byBkbyBzbywgc3ViamVjdCB0byB0aGUgZm9sbG93aW5nDQo+ID4gPiA+
ICsgKiAgICAgY29uZGl0aW9uczoNCj4gPiA+ID4gKyAqDQo+ID4gPiA+ICsgKiAgICAgVGhlIGFi
b3ZlIGNvcHlyaWdodCBub3RpY2UgYW5kIHRoaXMgcGVybWlzc2lvbiBub3RpY2Ugc2hhbGwNCj4g
PiBiZQ0KPiA+ID4gPiArICogICAgIGluY2x1ZGVkIGluIGFsbCBjb3BpZXMgb3Igc3Vic3RhbnRp
YWwgcG9ydGlvbnMgb2YgdGhlDQo+ID4gU29mdHdhcmUuDQo+ID4gPiA+ICsgKg0KPiA+ID4gPiAr
ICogICAgIFRIRSBTT0ZUV0FSRSBJUyBQUk9WSURFRCAiQVMgSVMiLCBXSVRIT1VUIFdBUlJBTlRZ
IE9GIEFOWQ0KPiA+IEtJTkQsDQo+ID4gPiA+ICsgKiAgICAgRVhQUkVTUyBPUiBJTVBMSUVELCBJ
TkNMVURJTkcgQlVUIE5PVCBMSU1JVEVEIFRPIFRIRQ0KPiA+IFdBUlJBTlRJRVMNCj4gPiA+ID4g
KyAqICAgICBPRiBNRVJDSEFOVEFCSUxJVFksIEZJVE5FU1MgRk9SIEEgUEFSVElDVUxBUiBQVVJQ
T1NFIEFORA0KPiA+ID4gPiArICogICAgIE5PTklORlJJTkdFTUVOVC4gSU4gTk8gRVZFTlQgU0hB
TEwgVEhFIEFVVEhPUlMgT1IgQ09QWVJJR0hUDQo+ID4gPiA+ICsgKiAgICAgSE9MREVSUyBCRSBM
SUFCTEUgRk9SIEFOWSBDTEFJTSwgREFNQUdFUyBPUiBPVEhFUiBMSUFCSUxJVFksDQo+ID4gPiA+
ICsgKiAgICAgV0hFVEhFUiBJTiBBTiBBQ1RJT04gT0YgQ09OVFJBQ1QsIFRPUlQgT1IgT1RIRVJX
SVNFLA0KPiBBUklTSU5HDQo+ID4gPiA+ICsgKiAgICAgRlJPTSwgT1VUIE9GIE9SIElOIENPTk5F
Q1RJT04gV0lUSCBUSEUgU09GVFdBUkUgT1IgVEhFIFVTRQ0KPiBPUg0KPiA+ID4gPiArICogICAg
IE9USEVSIERFQUxJTkdTIElOIFRIRSBTT0ZUV0FSRS4NCj4gPiA+ID4gKyAqLw0KPiA+ID4gPiAr
DQo+ID4gPiA+ICsvIHsNCj4gPiA+ID4gKyAgICAgY29tcGF0aWJsZSA9ICJmc2wsbHMxMDQzYSI7
DQo+ID4gPiA+ICsgICAgIGludGVycnVwdC1wYXJlbnQgPSA8JmdpYz47DQo+ID4gPiA+ICsgICAg
ICNhZGRyZXNzLWNlbGxzID0gPDI+Ow0KPiA+ID4gPiArICAgICAjc2l6ZS1jZWxscyA9IDwyPjsN
Cj4gPiA+ID4gKw0KPiA+ID4gPiArICAgICBjcHVzIHsNCj4gPiA+ID4gKyAgICAgICAgICAgICAj
YWRkcmVzcy1jZWxscyA9IDwyPjsNCj4gPiA+ID4gKyAgICAgICAgICAgICAjc2l6ZS1jZWxscyA9
IDwwPjsNCj4gPiA+ID4gKw0KPiA+ID4gPiArICAgICAgICAgICAgIC8qDQo+ID4gPiA+ICsgICAg
ICAgICAgICAgICogV2UgZXhwZWN0IHRoZSBlbmFibGUtbWV0aG9kIGZvciBjcHUncyB0byBiZQ0K
PiA+ID4gPiArICJwc2NpIiwNCj4gPiA+IGJ1dCB0aGlzDQo+ID4gPiA+ICsgICAgICAgICAgICAg
ICogaXMgZGVwZW5kZW50IG9uIHRoZSBTb0MgRlcsIHdoaWNoIHdpbGwgZmlsbCB0aGlzDQo+IGlu
Lg0KPiA+ID4gPiArICAgICAgICAgICAgICAqDQo+ID4gPiA+ICsgICAgICAgICAgICAgICogQ3Vy
cmVudGx5IHN1cHBvcnRlZCBlbmFibGUtbWV0aG9kIGlzIHBzY2kgdjAuMg0KPiA+ID4gPiArICAg
ICAgICAgICAgICAqLw0KPiA+ID4gPiArICAgICAgICAgICAgIGNwdTA6ICBjcHVAMHsNCj4gPiA+
ID4gKyAgICAgICAgICAgICAgICAgICAgIGRldmljZV90eXBlID0gImNwdSI7DQo+ID4gPiA+ICsg
ICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxlID0gImFybSxjb3J0ZXgtYTUzIjsNCj4gPiA+
ID4gKyAgICAgICAgICAgICAgICAgICAgIHJlZyA9IDwweDAgMHgwPjsNCj4gPiA+ID4gKyAgICAg
ICAgICAgICAgICAgICAgIGNsb2NrcyA9IDwmY2xvY2tnZW4gMSAwPjsNCj4gPiA+ID4gKyAgICAg
ICAgICAgICB9Ow0KPiA+ID4gPiArDQo+ID4gPiA+ICsgICAgICAgICAgICAgY3B1MTogIGNwdUAx
ew0KPiA+ID4gPiArICAgICAgICAgICAgICAgICAgICAgZGV2aWNlX3R5cGUgPSAiY3B1IjsNCj4g
PiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNvbXBhdGlibGUgPSAiYXJtLGNvcnRleC1hNTMi
Ow0KPiA+ID4gPiArICAgICAgICAgICAgICAgICAgICAgcmVnID0gPDB4MCAweDE+Ow0KPiA+ID4g
PiArICAgICAgICAgICAgICAgICAgICAgY2xvY2tzID0gPCZjbG9ja2dlbiAxIDA+Ow0KPiA+ID4g
PiArICAgICAgICAgICAgIH07DQo+ID4gPiA+ICsNCj4gPiA+ID4gKyAgICAgICAgICAgICBjcHUy
OiAgY3B1QDJ7DQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBkZXZpY2VfdHlwZSA9ICJj
cHUiOw0KPiA+ID4gPiArICAgICAgICAgICAgICAgICAgICAgY29tcGF0aWJsZSA9ICJhcm0sY29y
dGV4LWE1MyI7DQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICByZWcgPSA8MHgwIDB4Mj47
DQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBjbG9ja3MgPSA8JmNsb2NrZ2VuIDEgMD47
DQo+ID4gPiA+ICsgICAgICAgICAgICAgfTsNCj4gPiA+ID4gKw0KPiA+ID4gPiArICAgICAgICAg
ICAgIGNwdTM6ICBjcHVAM3sNCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGRldmljZV90
eXBlID0gImNwdSI7DQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxlID0g
ImFybSxjb3J0ZXgtYTUzIjsNCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIHJlZyA9IDww
eDAgMHgzPjsNCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNsb2NrcyA9IDwmY2xvY2tn
ZW4gMSAwPjsNCj4gPiA+ID4gKyAgICAgICAgICAgICB9Ow0KPiA+ID4gPiArICAgICB9Ow0KPiA+
ID4gPiArDQo+ID4gPiA+ICsgICAgICBtZW1vcnlAODAwMDAwMDB7DQo+ID4gPiA+ICsgICAgICAg
ICAgICAgZGV2aWNlX3R5cGUgPSAibWVtb3J5IjsNCj4gPiA+ID4gKyAgICAgICAgICAgICByZWcg
PSA8MHgwIDB4ODAwMDAwMDAgMCAweDgwMDAwMDAwPjsNCj4gPiA+ID4gKyAgICAgICAgICAgICAg
ICAgICAvKiBEUkFNIHNwYWNlIDEsIHNpemU6IDJHaUIgRFJBTSAqLw0KPiA+ID4gPiArICAgICB9
Ow0KPiA+ID4gPiArDQo+ID4gPiA+ICsgICAgIHN5c2Nsazogc3lzY2xrIHsNCj4gPiA+ID4gKyAg
ICAgICAgICAgICBjb21wYXRpYmxlID0gImZpeGVkLWNsb2NrIjsNCj4gPiA+ID4gKyAgICAgICAg
ICAgICAjY2xvY2stY2VsbHMgPSA8MD47DQo+ID4gPiA+ICsgICAgICAgICAgICAgY2xvY2stZnJl
cXVlbmN5ID0gPDEwMDAwMDAwMD47DQo+ID4gPiA+ICsgICAgICAgICAgICAgY2xvY2stb3V0cHV0
LW5hbWVzID0gInN5c2NsayI7DQo+ID4gPiA+ICsgICAgIH07DQo+ID4gPiA+ICsNCj4gPiA+ID4g
KyAgICAgc29jIHsNCj4gPiA+ID4gKyAgICAgICAgICAgICBjb21wYXRpYmxlID0gInNpbXBsZS1i
dXMiOw0KPiA+ID4gPiArICAgICAgICAgICAgICNhZGRyZXNzLWNlbGxzID0gPDI+Ow0KPiA+ID4g
PiArICAgICAgICAgICAgICNzaXplLWNlbGxzID0gPDI+Ow0KPiA+ID4gPiArICAgICAgICAgICAg
IHJhbmdlczsNCj4gPiA+ID4gKw0KPiA+ID4gPiArICAgICAgICAgICAgIGNsb2NrZ2VuOiAgY2xv
Y2tpbmdAMWVlMTAwMHsNCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNvbXBhdGlibGUg
PSAiZnNsLGxzMTA0M2EtY2xvY2tnZW4iOw0KPiA+ID4gPiArICAgICAgICAgICAgICAgICAgICAg
cmVnID0gPDB4MCAweDFlZTEwMDAgMHgwIDB4MTAwMD47DQo+ID4gPiA+ICsgICAgICAgICAgICAg
ICAgICAgICAjY2xvY2stY2VsbHMgPSA8Mj47DQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAg
ICBjbG9ja3MgPSA8JnN5c2Nsaz47DQo+ID4gPiA+ICsgICAgICAgICAgICAgfTsNCj4gPiA+ID4g
Kw0KPiA+ID4gPiArICAgICAgICAgICAgIHRpbWVyIHsNCj4gPiA+ID4gKyAgICAgICAgICAgICAg
ICAgICAgIGNvbXBhdGlibGUgPSAiYXJtLGFybXY4LXRpbWVyIjsNCj4gPiA+ID4gKyAgICAgICAg
ICAgICAgICAgICAgIGludGVycnVwdHMgPSA8MSAxMyAweDE+LCAvKiBQaHlzaWNhbCBTZWN1cmUN
Cj4gPiA+ID4gKyBQUEkNCj4gPiA+ICovDQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICAgPDEgMTQgMHgxPiwgLyogUGh5c2ljYWwNCj4gPiA+ID4gKyBOb24tU2VjdXJl
DQo+ID4gPiBQUEkgKi8NCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICA8MSAxMSAweDE+LCAvKiBWaXJ0dWFsIFBQSSAqLw0KPiA+ID4gPiArICAgICAgICAgICAgICAg
ICAgICAgICAgICAgICAgICAgIDwxIDEwIDB4MT47IC8qIEh5cGVydmlzb3IgUFBJICovDQo+ID4g
PiA+ICsgICAgICAgICAgICAgfTsNCj4gPiA+ID4gKw0KPiA+ID4gPiArICAgICAgICAgICAgIHBt
dSB7DQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBjb21wYXRpYmxlID0gImFybSxhcm12
OC1wbXV2MyI7DQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBpbnRlcnJ1cHRzID0gPDAg
MTA2IDB4ND4sDQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPDAg
MTA3IDB4ND4sDQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPDAg
OTUgMHg0PiwNCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA8MCA5
NyAweDQ+Ow0KPiA+ID4gPiArICAgICAgICAgICAgICAgICAgICAgaW50ZXJydXB0LWFmZmluaXR5
ID0gPCZjcHUwPiwNCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgIDwmY3B1MT4sDQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICA8JmNwdTI+LA0KPiA+ID4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAg
ICAgICAgICAgICAgICAgPCZjcHUzPjsNCj4gPiA+ID4gKyAgICAgICAgICAgICB9Ow0KPiA+ID4g
PiArDQo+ID4gPiA+ICsgICAgICAgICAgICAgZ2ljOiAgaW50ZXJydXB0LWNvbnRyb2xsZXJAMTQw
MDAwMHsNCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGNvbXBhdGlibGUgPSAiYXJtLGdp
Yy00MDAiOw0KPiA+ID4gPiArICAgICAgICAgICAgICAgICAgICAgI2ludGVycnVwdC1jZWxscyA9
IDwzPjsNCj4gPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIGludGVycnVwdC1jb250cm9sbGVy
Ow0KPiA+ID4gPiArICAgICAgICAgICAgICAgICAgICAgcmVnID0gPDB4MCAweDE0MDEwMDAgMCAw
eDEwMDA+LCAvKiBHSUNEICovDQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICAgICAgICA8
MHgwIDB4MTQwMjAwMCAwIDB4MjAwMD4sIC8qIEdJQ0MgKi8NCj4gPiA+ID4gKyAgICAgICAgICAg
ICAgICAgICAgICAgICAgIDwweDAgMHgxNDA0MDAwIDAgMHgyMDAwPiwgLyogR0lDSCAqLw0KPiA+
ID4gPiArICAgICAgICAgICAgICAgICAgICAgICAgICAgPDB4MCAweDE0MDYwMDAgMCAweDIwMDA+
OyAvKiBHSUNWICovDQo+ID4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBpbnRlcnJ1cHRzID0g
PDEgOSAweGYwOD47DQo+ID4gPiA+ICsgICAgICAgICAgICAgfTsNCj4gPiA+DQo+ID4gPiBUaGUg
cmVjZW50bHkgcG9zdGVkIGxzMjA4MCBkZXZpY2UgdHJlZSBwYXRjaCBwdXRzIHBtdSwgZ2ljLCBl
dGMuDQo+ID4gPiB1bmRlciB0aGUgcm9vdCBub2RlIHJhdGhlciB0aGFuIHRoZSBzb2Mgbm9kZS4g
IFdoZXJlIHNob3VsZCB0aGV5IGdvPw0KPiA+ID4gQXQgbGVhc3QgaXQgc2hvdWxkIGJlIGNvbnNp
c3RlbnQuLi4NCj4gPg0KPiA+IFdoeSB0cmVhdCBwbXUsIGdpYyBhbmQgdGltZXIgYXMgc3BlY2lh
bD8gV2hvIGNhbiBleHBsYWluIGl0Pw0KPiA+IEkgZmluZCBzb21lIHZlbmRlcnMgcHV0IHRoZSBn
aWMgYW5kL29yIHRpbWVyIG5vZGUgdW5kZXIgdGhlIHNvYyBub2RlLA0KPiA+IHN1Y2ggYXMgYXJj
aC9hcm02NC9ib290L2R0cy9tYXJ2ZWxsL2JlcmxpbjRjdC5kdHNpLA0KPiA+IGFyY2gvYXJtNjQv
Ym9vdC9kdHMvbWVkaWF0ZWsvbXQ4MTczLmR0c2kgYW5kDQo+ID4gYXJjaC9hcm02NC9ib290L2R0
cy9xY29tL21zbTg5MTYuZHRzaS4NCj4gPiBTbyBJIHB1dCB0aGVtIHVuZGVybmVhdGggdGhlIHNv
YyBub2RlLg0KPiANCj4gQXMgeW91IHNhaWQgaXQgZGVwZW5kcyBvbiB5b3VyIFNPQyBhcmNoaXRl
Y3R1cmUgYW5kIGJ1cyBsYXlvdXQuDQo+IA0KPiAxLiBBUk12OCB0aW1lciBpcyBhIHBlci1jb3Jl
IHRpbWVyIHdpdGggYSBnbG9iYWwgdGltZWJhc2UsIHNvIGl0IGRvZXNuJ3QNCj4gbWFrZSBtdWNo
IHNlbnNlIHRvIHBsYWNlIGl0IHVuZGVyIC9zb2Mgbm9kZSBhcyB3ZSBkb24ndCBrZWVwIC9jcHVz
IHVuZGVyDQo+IHRoZSAvc29jIG5vZGUgYXMgd2VsbA0KPiANCj4gMi4gU2ltaWxhcmx5IGZvciBH
SUMgYW5kIFRpbWVyLg0KPiANCj4gSG93ZXZlciwgeW91ciBTb0MgYnVzIGxheW91dCBtaWdodCBi
ZSBkaWZmZXJlbnQuIFNvIGlmIHlvdSBoYXZlIGV4YWN0DQo+IGlkZWEgb2YgdGhlIGJ1cyBsYXlv
dXQgZm9yIHlvdXIgU29DLCBiZXR0ZXIgdG8gdXNlIGV4YWN0IG5hbWVzIGxpa2UgQUhCLA0KPiBB
UEIgYW5kIEFYSS4NCj4gDQoNClRoYW5rcyBmb3IgeW91ciBjbGFyaWZ5Lg0KDQo+IFJlZmVyIHRv
IElNWDI4IGJ1cyBvcmdhbml6YXRpb24gZXhhbXBsZSAoc2xpZGUgMjQvNDUpIGluICdkZXZpY2Ut
dHJlZSBmb3INCj4gZHVtbWllcyBwZGYnIFsxXQ0KPiANCj4gWzFdDQo+IGh0dHBzOi8vZXZlbnRz
LmxpbnV4Zm91bmRhdGlvbi5vcmcvc2l0ZXMvZXZlbnRzL2ZpbGVzL3NsaWRlcy9wZXRhenpvbmkt
DQo+IGRldmljZS10cmVlLWR1bW1pZXMucGRmDQoNClRoYW5rcywNClpoaXFpYW5nDQo=
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 9:58 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 9:58 UTC (permalink / raw)
To: linux-arm-kernel
> -----Original Message-----
> From: Sharma Bhupesh-B45370
> Sent: 2015?10?16? 13:12
> To: Hou Zhiqiang-B48286; Wood Scott-B07421
> Cc: linux-arm-kernel at lists.infradead.org; catalin.marinas at arm.com;
> will.deacon at arm.com; linux-i2c at vger.kernel.org; linux-
> watchdog at vger.kernel.org; linux-doc at vger.kernel.org; linux-
> clk at vger.kernel.org; mark.rutland at arm.com; linux at roeck-us.net; wsa at the-
> dreams.de; wim at iguana.be; corbet at lwn.net; mturquette at baylibre.com;
> sboyd at codeaurora.org; Hu Mingkai-B21284; Xie Shaohui-B21989; Song Wenbin-
> B53747; Li Yang-Leo-R58472
> Subject: RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A
> SoC
>
> > From: Hou Zhiqiang-B48286
> > Sent: Friday, October 16, 2015 9:07 AM
> >
> >
> > > -----Original Message-----
> > > From: Wood Scott-B07421
> > > Sent: 2015?10?16? 4:46
> > > To: Hou Zhiqiang-B48286
> > > Cc: linux-arm-kernel at lists.infradead.org; catalin.marinas at arm.com;
> > > will.deacon at arm.com; linux-i2c at vger.kernel.org; linux-
> > > watchdog at vger.kernel.org; linux-doc at vger.kernel.org; linux-
> > > clk at vger.kernel.org; mark.rutland at arm.com; linux at roeck-us.net;
> > > wsa at the- dreams.de; wim at iguana.be; corbet at lwn.net;
> > > mturquette at baylibre.com; sboyd at codeaurora.org; Hu Mingkai-B21284;
> > > Xie Shaohui-B21989; Sharma Bhupesh-B45370; Song Wenbin-B53747; Li
> > > Yang-Leo-R58472; Sharma Bhupesh-
> > > B45370
> > > Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale
> > > LS1043A SoC
> > >
> > > On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > > > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> > > >
> > > > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > > > similar to LS1021a which complies to Chassis 2.1 spec.
> > > >
> > > > Following levels of DTSI/DTS files have been created for the
> > > > LS1043A SoC family:
> > > >
> > > > - fsl-ls1043a.dtsi:
> > > > DTS-Include file for FSL LS1043A SoC.
> > > >
> > > > Signed-off-by: Li Yang <leoli@freescale.com>
> > > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > > > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > > > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > > > ---
> > > > V4:
> > > > - Add soc node with simple-bus compatible.
> > > > - Add property interrupt-affinity for armv8 pmuv3 node.
> > > >
> > > > V3:
> > > > - Add device tree node for SATA.
> > > > - Remove properity enable-method for all cpu node.
> > > > Remove reserved memory region for spin-table.
> > > >
> > > > V2:
> > > > - Add secondary core boot method.
> > > > - Move out the sysclk node from the clockgen node.
> > > > - Correct the reg size of GICC.
> > > >
> > > > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > > > +++++++++++++++++++++++++
> > > > 1 file changed, 525 insertions(+) create mode 100644
> > > > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > >
> > > > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > > new file mode 100644
> > > > index 0000000..1a5bf79
> > > > --- /dev/null
> > > > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > > @@ -0,0 +1,525 @@
> > > > +/*
> > > > + * Device Tree Include file for Freescale Layerscape-1043A family
> > SoC.
> > > > + *
> > > > + * Copyright 2014-2015, Freescale Semiconductor
> > > > + *
> > > > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > > > + *
> > > > + * This file is dual-licensed: you can use it either under the
> > > > +terms
> > > > + * of the GPLv2 or the X11 license, at your option. Note that
> > > > +this dual
> > > > + * licensing only applies to this file, and not this project as a
> > > > + * whole.
> > > > + *
> > > > + * a) This library is free software; you can redistribute it
> and/or
> > > > + * modify it under the terms of the GNU General Public License
> > as
> > > > + * published by the Free Software Foundation; either version 2
> > of
> > > the
> > > > + * License, or (at your option) any later version.
> > > > + *
> > > > + * This library is distributed in the hope that it will be
> > useful,
> > > > + * but WITHOUT ANY WARRANTY; without even the implied warranty
> > of
> > > > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
> the
> > > > + * GNU General Public License for more details.
> > > > + *
> > > > + * Or, alternatively,
> > > > + *
> > > > + * b) Permission is hereby granted, free of charge, to any person
> > > > + * obtaining a copy of this software and associated
> > documentation
> > > > + * files (the "Software"), to deal in the Software without
> > > > + * restriction, including without limitation the rights to use,
> > > > + * copy, modify, merge, publish, distribute, sublicense,
> and/or
> > > > + * sell copies of the Software, and to permit persons to whom
> > the
> > > > + * Software is furnished to do so, subject to the following
> > > > + * conditions:
> > > > + *
> > > > + * The above copyright notice and this permission notice shall
> > be
> > > > + * included in all copies or substantial portions of the
> > Software.
> > > > + *
> > > > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY
> > KIND,
> > > > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
> > WARRANTIES
> > > > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > > > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > > > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > > > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
> ARISING
> > > > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE
> OR
> > > > + * OTHER DEALINGS IN THE SOFTWARE.
> > > > + */
> > > > +
> > > > +/ {
> > > > + compatible = "fsl,ls1043a";
> > > > + interrupt-parent = <&gic>;
> > > > + #address-cells = <2>;
> > > > + #size-cells = <2>;
> > > > +
> > > > + cpus {
> > > > + #address-cells = <2>;
> > > > + #size-cells = <0>;
> > > > +
> > > > + /*
> > > > + * We expect the enable-method for cpu's to be
> > > > + "psci",
> > > but this
> > > > + * is dependent on the SoC FW, which will fill this
> in.
> > > > + *
> > > > + * Currently supported enable-method is psci v0.2
> > > > + */
> > > > + cpu0: cpu at 0{
> > > > + device_type = "cpu";
> > > > + compatible = "arm,cortex-a53";
> > > > + reg = <0x0 0x0>;
> > > > + clocks = <&clockgen 1 0>;
> > > > + };
> > > > +
> > > > + cpu1: cpu at 1{
> > > > + device_type = "cpu";
> > > > + compatible = "arm,cortex-a53";
> > > > + reg = <0x0 0x1>;
> > > > + clocks = <&clockgen 1 0>;
> > > > + };
> > > > +
> > > > + cpu2: cpu at 2{
> > > > + device_type = "cpu";
> > > > + compatible = "arm,cortex-a53";
> > > > + reg = <0x0 0x2>;
> > > > + clocks = <&clockgen 1 0>;
> > > > + };
> > > > +
> > > > + cpu3: cpu at 3{
> > > > + device_type = "cpu";
> > > > + compatible = "arm,cortex-a53";
> > > > + reg = <0x0 0x3>;
> > > > + clocks = <&clockgen 1 0>;
> > > > + };
> > > > + };
> > > > +
> > > > + memory at 80000000{
> > > > + device_type = "memory";
> > > > + reg = <0x0 0x80000000 0 0x80000000>;
> > > > + /* DRAM space 1, size: 2GiB DRAM */
> > > > + };
> > > > +
> > > > + sysclk: sysclk {
> > > > + compatible = "fixed-clock";
> > > > + #clock-cells = <0>;
> > > > + clock-frequency = <100000000>;
> > > > + clock-output-names = "sysclk";
> > > > + };
> > > > +
> > > > + soc {
> > > > + compatible = "simple-bus";
> > > > + #address-cells = <2>;
> > > > + #size-cells = <2>;
> > > > + ranges;
> > > > +
> > > > + clockgen: clocking at 1ee1000{
> > > > + compatible = "fsl,ls1043a-clockgen";
> > > > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > > > + #clock-cells = <2>;
> > > > + clocks = <&sysclk>;
> > > > + };
> > > > +
> > > > + timer {
> > > > + compatible = "arm,armv8-timer";
> > > > + interrupts = <1 13 0x1>, /* Physical Secure
> > > > + PPI
> > > */
> > > > + <1 14 0x1>, /* Physical
> > > > + Non-Secure
> > > PPI */
> > > > + <1 11 0x1>, /* Virtual PPI */
> > > > + <1 10 0x1>; /* Hypervisor PPI */
> > > > + };
> > > > +
> > > > + pmu {
> > > > + compatible = "arm,armv8-pmuv3";
> > > > + interrupts = <0 106 0x4>,
> > > > + <0 107 0x4>,
> > > > + <0 95 0x4>,
> > > > + <0 97 0x4>;
> > > > + interrupt-affinity = <&cpu0>,
> > > > + <&cpu1>,
> > > > + <&cpu2>,
> > > > + <&cpu3>;
> > > > + };
> > > > +
> > > > + gic: interrupt-controller at 1400000{
> > > > + compatible = "arm,gic-400";
> > > > + #interrupt-cells = <3>;
> > > > + interrupt-controller;
> > > > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > > > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > > > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > > > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > > > + interrupts = <1 9 0xf08>;
> > > > + };
> > >
> > > The recently posted ls2080 device tree patch puts pmu, gic, etc.
> > > under the root node rather than the soc node. Where should they go?
> > > At least it should be consistent...
> >
> > Why treat pmu, gic and timer as special? Who can explain it?
> > I find some venders put the gic and/or timer node under the soc node,
> > such as arch/arm64/boot/dts/marvell/berlin4ct.dtsi,
> > arch/arm64/boot/dts/mediatek/mt8173.dtsi and
> > arch/arm64/boot/dts/qcom/msm8916.dtsi.
> > So I put them underneath the soc node.
>
> As you said it depends on your SOC architecture and bus layout.
>
> 1. ARMv8 timer is a per-core timer with a global timebase, so it doesn't
> make much sense to place it under /soc node as we don't keep /cpus under
> the /soc node as well
>
> 2. Similarly for GIC and Timer.
>
> However, your SoC bus layout might be different. So if you have exact
> idea of the bus layout for your SoC, better to use exact names like AHB,
> APB and AXI.
>
Thanks for your clarify.
> Refer to IMX28 bus organization example (slide 24/45) in 'device-tree for
> dummies pdf' [1]
>
> [1]
> https://events.linuxfoundation.org/sites/events/files/slides/petazzoni-
> device-tree-dummies.pdf
Thanks,
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread* RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A SoC
@ 2015-10-16 9:58 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 9:58 UTC (permalink / raw)
To: Sharma Bhupesh, Scott Wood
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, sboyd@codeaurora.org,
Hu Vincent, Shaohui Xie, Wenbin Song, Li Leo
> -----Original Message-----
> From: Sharma Bhupesh-B45370
> Sent: 2015年10月16日 13:12
> To: Hou Zhiqiang-B48286; Wood Scott-B07421
> Cc: linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> will.deacon@arm.com; linux-i2c@vger.kernel.org; linux-
> watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> clk@vger.kernel.org; mark.rutland@arm.com; linux@roeck-us.net; wsa@the-
> dreams.de; wim@iguana.be; corbet@lwn.net; mturquette@baylibre.com;
> sboyd@codeaurora.org; Hu Mingkai-B21284; Xie Shaohui-B21989; Song Wenbin-
> B53747; Li Yang-Leo-R58472
> Subject: RE: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale LS1043A
> SoC
>
> > From: Hou Zhiqiang-B48286
> > Sent: Friday, October 16, 2015 9:07 AM
> >
> >
> > > -----Original Message-----
> > > From: Wood Scott-B07421
> > > Sent: 2015年10月16日 4:46
> > > To: Hou Zhiqiang-B48286
> > > Cc: linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> > > will.deacon@arm.com; linux-i2c@vger.kernel.org; linux-
> > > watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> > > clk@vger.kernel.org; mark.rutland@arm.com; linux@roeck-us.net;
> > > wsa@the- dreams.de; wim@iguana.be; corbet@lwn.net;
> > > mturquette@baylibre.com; sboyd@codeaurora.org; Hu Mingkai-B21284;
> > > Xie Shaohui-B21989; Sharma Bhupesh-B45370; Song Wenbin-B53747; Li
> > > Yang-Leo-R58472; Sharma Bhupesh-
> > > B45370
> > > Subject: Re: [PATCH V4 4/6] arm64/ls1043a: add DTS for Freescale
> > > LS1043A SoC
> > >
> > > On Thu, 2015-10-15 at 20:12 +0800, Zhiqiang Hou wrote:
> > > > From: Mingkai Hu <Mingkai.Hu@freescale.com>
> > > >
> > > > LS1043a is an SoC with 4 ARMv8 A53 cores and most other IP blocks
> > > > similar to LS1021a which complies to Chassis 2.1 spec.
> > > >
> > > > Following levels of DTSI/DTS files have been created for the
> > > > LS1043A SoC family:
> > > >
> > > > - fsl-ls1043a.dtsi:
> > > > DTS-Include file for FSL LS1043A SoC.
> > > >
> > > > Signed-off-by: Li Yang <leoli@freescale.com>
> > > > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > > > Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
> > > > Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
> > > > ---
> > > > V4:
> > > > - Add soc node with simple-bus compatible.
> > > > - Add property interrupt-affinity for armv8 pmuv3 node.
> > > >
> > > > V3:
> > > > - Add device tree node for SATA.
> > > > - Remove properity enable-method for all cpu node.
> > > > Remove reserved memory region for spin-table.
> > > >
> > > > V2:
> > > > - Add secondary core boot method.
> > > > - Move out the sysclk node from the clockgen node.
> > > > - Correct the reg size of GICC.
> > > >
> > > > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 525
> > > > +++++++++++++++++++++++++
> > > > 1 file changed, 525 insertions(+) create mode 100644
> > > > arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > >
> > > > diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > > b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > > new file mode 100644
> > > > index 0000000..1a5bf79
> > > > --- /dev/null
> > > > +++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a.dtsi
> > > > @@ -0,0 +1,525 @@
> > > > +/*
> > > > + * Device Tree Include file for Freescale Layerscape-1043A family
> > SoC.
> > > > + *
> > > > + * Copyright 2014-2015, Freescale Semiconductor
> > > > + *
> > > > + * Mingkai Hu <Mingkai.hu@freescale.com>
> > > > + *
> > > > + * This file is dual-licensed: you can use it either under the
> > > > +terms
> > > > + * of the GPLv2 or the X11 license, at your option. Note that
> > > > +this dual
> > > > + * licensing only applies to this file, and not this project as a
> > > > + * whole.
> > > > + *
> > > > + * a) This library is free software; you can redistribute it
> and/or
> > > > + * modify it under the terms of the GNU General Public License
> > as
> > > > + * published by the Free Software Foundation; either version 2
> > of
> > > the
> > > > + * License, or (at your option) any later version.
> > > > + *
> > > > + * This library is distributed in the hope that it will be
> > useful,
> > > > + * but WITHOUT ANY WARRANTY; without even the implied warranty
> > of
> > > > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See
> the
> > > > + * GNU General Public License for more details.
> > > > + *
> > > > + * Or, alternatively,
> > > > + *
> > > > + * b) Permission is hereby granted, free of charge, to any person
> > > > + * obtaining a copy of this software and associated
> > documentation
> > > > + * files (the "Software"), to deal in the Software without
> > > > + * restriction, including without limitation the rights to use,
> > > > + * copy, modify, merge, publish, distribute, sublicense,
> and/or
> > > > + * sell copies of the Software, and to permit persons to whom
> > the
> > > > + * Software is furnished to do so, subject to the following
> > > > + * conditions:
> > > > + *
> > > > + * The above copyright notice and this permission notice shall
> > be
> > > > + * included in all copies or substantial portions of the
> > Software.
> > > > + *
> > > > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY
> > KIND,
> > > > + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
> > WARRANTIES
> > > > + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
> > > > + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
> > > > + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
> > > > + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
> ARISING
> > > > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE
> OR
> > > > + * OTHER DEALINGS IN THE SOFTWARE.
> > > > + */
> > > > +
> > > > +/ {
> > > > + compatible = "fsl,ls1043a";
> > > > + interrupt-parent = <&gic>;
> > > > + #address-cells = <2>;
> > > > + #size-cells = <2>;
> > > > +
> > > > + cpus {
> > > > + #address-cells = <2>;
> > > > + #size-cells = <0>;
> > > > +
> > > > + /*
> > > > + * We expect the enable-method for cpu's to be
> > > > + "psci",
> > > but this
> > > > + * is dependent on the SoC FW, which will fill this
> in.
> > > > + *
> > > > + * Currently supported enable-method is psci v0.2
> > > > + */
> > > > + cpu0: cpu@0{
> > > > + device_type = "cpu";
> > > > + compatible = "arm,cortex-a53";
> > > > + reg = <0x0 0x0>;
> > > > + clocks = <&clockgen 1 0>;
> > > > + };
> > > > +
> > > > + cpu1: cpu@1{
> > > > + device_type = "cpu";
> > > > + compatible = "arm,cortex-a53";
> > > > + reg = <0x0 0x1>;
> > > > + clocks = <&clockgen 1 0>;
> > > > + };
> > > > +
> > > > + cpu2: cpu@2{
> > > > + device_type = "cpu";
> > > > + compatible = "arm,cortex-a53";
> > > > + reg = <0x0 0x2>;
> > > > + clocks = <&clockgen 1 0>;
> > > > + };
> > > > +
> > > > + cpu3: cpu@3{
> > > > + device_type = "cpu";
> > > > + compatible = "arm,cortex-a53";
> > > > + reg = <0x0 0x3>;
> > > > + clocks = <&clockgen 1 0>;
> > > > + };
> > > > + };
> > > > +
> > > > + memory@80000000{
> > > > + device_type = "memory";
> > > > + reg = <0x0 0x80000000 0 0x80000000>;
> > > > + /* DRAM space 1, size: 2GiB DRAM */
> > > > + };
> > > > +
> > > > + sysclk: sysclk {
> > > > + compatible = "fixed-clock";
> > > > + #clock-cells = <0>;
> > > > + clock-frequency = <100000000>;
> > > > + clock-output-names = "sysclk";
> > > > + };
> > > > +
> > > > + soc {
> > > > + compatible = "simple-bus";
> > > > + #address-cells = <2>;
> > > > + #size-cells = <2>;
> > > > + ranges;
> > > > +
> > > > + clockgen: clocking@1ee1000{
> > > > + compatible = "fsl,ls1043a-clockgen";
> > > > + reg = <0x0 0x1ee1000 0x0 0x1000>;
> > > > + #clock-cells = <2>;
> > > > + clocks = <&sysclk>;
> > > > + };
> > > > +
> > > > + timer {
> > > > + compatible = "arm,armv8-timer";
> > > > + interrupts = <1 13 0x1>, /* Physical Secure
> > > > + PPI
> > > */
> > > > + <1 14 0x1>, /* Physical
> > > > + Non-Secure
> > > PPI */
> > > > + <1 11 0x1>, /* Virtual PPI */
> > > > + <1 10 0x1>; /* Hypervisor PPI */
> > > > + };
> > > > +
> > > > + pmu {
> > > > + compatible = "arm,armv8-pmuv3";
> > > > + interrupts = <0 106 0x4>,
> > > > + <0 107 0x4>,
> > > > + <0 95 0x4>,
> > > > + <0 97 0x4>;
> > > > + interrupt-affinity = <&cpu0>,
> > > > + <&cpu1>,
> > > > + <&cpu2>,
> > > > + <&cpu3>;
> > > > + };
> > > > +
> > > > + gic: interrupt-controller@1400000{
> > > > + compatible = "arm,gic-400";
> > > > + #interrupt-cells = <3>;
> > > > + interrupt-controller;
> > > > + reg = <0x0 0x1401000 0 0x1000>, /* GICD */
> > > > + <0x0 0x1402000 0 0x2000>, /* GICC */
> > > > + <0x0 0x1404000 0 0x2000>, /* GICH */
> > > > + <0x0 0x1406000 0 0x2000>; /* GICV */
> > > > + interrupts = <1 9 0xf08>;
> > > > + };
> > >
> > > The recently posted ls2080 device tree patch puts pmu, gic, etc.
> > > under the root node rather than the soc node. Where should they go?
> > > At least it should be consistent...
> >
> > Why treat pmu, gic and timer as special? Who can explain it?
> > I find some venders put the gic and/or timer node under the soc node,
> > such as arch/arm64/boot/dts/marvell/berlin4ct.dtsi,
> > arch/arm64/boot/dts/mediatek/mt8173.dtsi and
> > arch/arm64/boot/dts/qcom/msm8916.dtsi.
> > So I put them underneath the soc node.
>
> As you said it depends on your SOC architecture and bus layout.
>
> 1. ARMv8 timer is a per-core timer with a global timebase, so it doesn't
> make much sense to place it under /soc node as we don't keep /cpus under
> the /soc node as well
>
> 2. Similarly for GIC and Timer.
>
> However, your SoC bus layout might be different. So if you have exact
> idea of the bus layout for your SoC, better to use exact names like AHB,
> APB and AXI.
>
Thanks for your clarify.
> Refer to IMX28 bus organization example (slide 24/45) in 'device-tree for
> dummies pdf' [1]
>
> [1]
> https://events.linuxfoundation.org/sites/events/files/slides/petazzoni-
> device-tree-dummies.pdf
Thanks,
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
2015-10-15 12:12 ` Zhiqiang Hou
(?)
@ 2015-10-15 12:13 ` Zhiqiang Hou
-1 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:13 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286
From: Hou Zhiqiang <B48286@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
This patch has been acked in V3 by Stephen Boyd [sboyd@codeaurora.org].
V4: V3 V2
- No change.
drivers/clk/clk-qoriq.c | 38 ++++++++++++++++++++++++++++++++++++++
1 file changed, 38 insertions(+)
diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c
index 8f9c93b..b189688 100644
--- a/drivers/clk/clk-qoriq.c
+++ b/drivers/clk/clk-qoriq.c
@@ -244,6 +244,28 @@ static const struct clockgen_muxinfo clockgen2_cmux_cgb = {
},
};
+static const struct clockgen_muxinfo ls1043a_hwa1 = {
+ {
+ {},
+ {},
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
+ {},
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
+ },
+};
+
+static const struct clockgen_muxinfo ls1043a_hwa2 = {
+ {
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV1 },
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
+ },
+};
+
static const struct clockgen_muxinfo t1023_hwa1 = {
{
{},
@@ -452,6 +474,21 @@ static const struct clockgen_chipinfo chipinfo[] = {
.pll_mask = 0x03,
},
{
+ .compat = "fsl,ls1043a-clockgen",
+ .init_periph = t2080_init_periph,
+ .cmux_groups = {
+ &t1040_cmux
+ },
+ .hwaccel = {
+ &ls1043a_hwa1, &ls1043a_hwa2
+ },
+ .cmux_to_group = {
+ 0, -1
+ },
+ .pll_mask = 0x07,
+ .flags = CG_PLL_8BIT,
+ },
+ {
.compat = "fsl,ls2080a-clockgen",
.cmux_groups = {
&clockgen2_cmux_cga12, &clockgen2_cmux_cgb
@@ -1227,6 +1264,7 @@ err:
CLK_OF_DECLARE(qoriq_clockgen_1, "fsl,qoriq-clockgen-1.0", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_2, "fsl,qoriq-clockgen-2.0", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_ls1021a, "fsl,ls1021a-clockgen", clockgen_init);
+CLK_OF_DECLARE(qoriq_clockgen_ls1043a, "fsl,ls1043a-clockgen", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_ls2080a, "fsl,ls2080a-clockgen", clockgen_init);
/* Legacy nodes */
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
@ 2015-10-15 12:13 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:13 UTC (permalink / raw)
To: linux-arm-kernel
From: Hou Zhiqiang <B48286@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
This patch has been acked in V3 by Stephen Boyd [sboyd at codeaurora.org].
V4: V3 V2
- No change.
drivers/clk/clk-qoriq.c | 38 ++++++++++++++++++++++++++++++++++++++
1 file changed, 38 insertions(+)
diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c
index 8f9c93b..b189688 100644
--- a/drivers/clk/clk-qoriq.c
+++ b/drivers/clk/clk-qoriq.c
@@ -244,6 +244,28 @@ static const struct clockgen_muxinfo clockgen2_cmux_cgb = {
},
};
+static const struct clockgen_muxinfo ls1043a_hwa1 = {
+ {
+ {},
+ {},
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
+ {},
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
+ },
+};
+
+static const struct clockgen_muxinfo ls1043a_hwa2 = {
+ {
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV1 },
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
+ },
+};
+
static const struct clockgen_muxinfo t1023_hwa1 = {
{
{},
@@ -452,6 +474,21 @@ static const struct clockgen_chipinfo chipinfo[] = {
.pll_mask = 0x03,
},
{
+ .compat = "fsl,ls1043a-clockgen",
+ .init_periph = t2080_init_periph,
+ .cmux_groups = {
+ &t1040_cmux
+ },
+ .hwaccel = {
+ &ls1043a_hwa1, &ls1043a_hwa2
+ },
+ .cmux_to_group = {
+ 0, -1
+ },
+ .pll_mask = 0x07,
+ .flags = CG_PLL_8BIT,
+ },
+ {
.compat = "fsl,ls2080a-clockgen",
.cmux_groups = {
&clockgen2_cmux_cga12, &clockgen2_cmux_cgb
@@ -1227,6 +1264,7 @@ err:
CLK_OF_DECLARE(qoriq_clockgen_1, "fsl,qoriq-clockgen-1.0", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_2, "fsl,qoriq-clockgen-2.0", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_ls1021a, "fsl,ls1021a-clockgen", clockgen_init);
+CLK_OF_DECLARE(qoriq_clockgen_ls1043a, "fsl,ls1043a-clockgen", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_ls2080a, "fsl,ls2080a-clockgen", clockgen_init);
/* Legacy nodes */
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
@ 2015-10-15 12:13 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:13 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286
From: Hou Zhiqiang <B48286@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
This patch has been acked in V3 by Stephen Boyd [sboyd@codeaurora.org].
V4: V3 V2
- No change.
drivers/clk/clk-qoriq.c | 38 ++++++++++++++++++++++++++++++++++++++
1 file changed, 38 insertions(+)
diff --git a/drivers/clk/clk-qoriq.c b/drivers/clk/clk-qoriq.c
index 8f9c93b..b189688 100644
--- a/drivers/clk/clk-qoriq.c
+++ b/drivers/clk/clk-qoriq.c
@@ -244,6 +244,28 @@ static const struct clockgen_muxinfo clockgen2_cmux_cgb = {
},
};
+static const struct clockgen_muxinfo ls1043a_hwa1 = {
+ {
+ {},
+ {},
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV2 },
+ { CLKSEL_VALID, CGA_PLL1, PLL_DIV3 },
+ {},
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV2 },
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
+ },
+};
+
+static const struct clockgen_muxinfo ls1043a_hwa2 = {
+ {
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV1 },
+ {},
+ { CLKSEL_VALID, CGA_PLL2, PLL_DIV3 },
+ },
+};
+
static const struct clockgen_muxinfo t1023_hwa1 = {
{
{},
@@ -452,6 +474,21 @@ static const struct clockgen_chipinfo chipinfo[] = {
.pll_mask = 0x03,
},
{
+ .compat = "fsl,ls1043a-clockgen",
+ .init_periph = t2080_init_periph,
+ .cmux_groups = {
+ &t1040_cmux
+ },
+ .hwaccel = {
+ &ls1043a_hwa1, &ls1043a_hwa2
+ },
+ .cmux_to_group = {
+ 0, -1
+ },
+ .pll_mask = 0x07,
+ .flags = CG_PLL_8BIT,
+ },
+ {
.compat = "fsl,ls2080a-clockgen",
.cmux_groups = {
&clockgen2_cmux_cga12, &clockgen2_cmux_cgb
@@ -1227,6 +1264,7 @@ err:
CLK_OF_DECLARE(qoriq_clockgen_1, "fsl,qoriq-clockgen-1.0", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_2, "fsl,qoriq-clockgen-2.0", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_ls1021a, "fsl,ls1021a-clockgen", clockgen_init);
+CLK_OF_DECLARE(qoriq_clockgen_ls1043a, "fsl,ls1043a-clockgen", clockgen_init);
CLK_OF_DECLARE(qoriq_clockgen_ls2080a, "fsl,ls2080a-clockgen", clockgen_init);
/* Legacy nodes */
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* Re: [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
@ 2015-10-15 18:01 ` Stephen Boyd
0 siblings, 0 replies; 46+ messages in thread
From: Stephen Boyd @ 2015-10-15 18:01 UTC (permalink / raw)
To: Zhiqiang Hou
Cc: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk, mark.rutland, linux, wsa,
wim, corbet, mturquette, Mingkai.Hu, Shaohui.Xie, scottwood,
bhupesh.sharma, Wenbin.Song
On 10/15, Zhiqiang Hou wrote:
> From: Hou Zhiqiang <B48286@freescale.com>
>
> Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> ---
> This patch has been acked in V3 by Stephen Boyd [sboyd@codeaurora.org].
Yes, please add it into the patches that you send instead of
putting it below the --- line.
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
@ 2015-10-15 18:01 ` Stephen Boyd
0 siblings, 0 replies; 46+ messages in thread
From: Stephen Boyd @ 2015-10-15 18:01 UTC (permalink / raw)
To: linux-arm-kernel
On 10/15, Zhiqiang Hou wrote:
> From: Hou Zhiqiang <B48286@freescale.com>
>
> Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> ---
> This patch has been acked in V3 by Stephen Boyd [sboyd at codeaurora.org].
Yes, please add it into the patches that you send instead of
putting it below the --- line.
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
^ permalink raw reply [flat|nested] 46+ messages in thread
* Re: [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
@ 2015-10-15 18:01 ` Stephen Boyd
0 siblings, 0 replies; 46+ messages in thread
From: Stephen Boyd @ 2015-10-15 18:01 UTC (permalink / raw)
To: Zhiqiang Hou
Cc: linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r,
catalin.marinas-5wv7dgnIgG8, will.deacon-5wv7dgnIgG8,
linux-i2c-u79uwXL29TY76Z2rM5mHXA,
linux-watchdog-u79uwXL29TY76Z2rM5mHXA,
linux-doc-u79uwXL29TY76Z2rM5mHXA,
linux-clk-u79uwXL29TY76Z2rM5mHXA, mark.rutland-5wv7dgnIgG8,
linux-0h96xk9xTtrk1uMJSBkQmQ, wsa-z923LK4zBo2bacvFa/9K2g,
wim-IQzOog9fTRqzQB+pC5nmwQ, corbet-T1hC0tSOHrs,
mturquette-rdvid1DuHRBWk0Htik3J/w,
Mingkai.Hu-KZfg59tc24xl57MIdRCFDg,
Shaohui.Xie-KZfg59tc24xl57MIdRCFDg,
scottwood-KZfg59tc24xl57MIdRCFDg,
bhupesh.sharma-KZfg59tc24xl57MIdRCFDg,
Wenbin.Song-KZfg59tc24xl57MIdRCFDg
On 10/15, Zhiqiang Hou wrote:
> From: Hou Zhiqiang <B48286-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
>
> Signed-off-by: Hou Zhiqiang <B48286-KZfg59tc24xl57MIdRCFDg@public.gmane.org>
> ---
> This patch has been acked in V3 by Stephen Boyd [sboyd-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org].
Yes, please add it into the patches that you send instead of
putting it below the --- line.
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
--
To unsubscribe from this list: send the line "unsubscribe linux-watchdog" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply [flat|nested] 46+ messages in thread
* RE: [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
2015-10-15 18:01 ` Stephen Boyd
(?)
@ 2015-10-16 2:45 ` Hou Zhiqiang
-1 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 2:45 UTC (permalink / raw)
To: Stephen Boyd
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, Hu Vincent, Shaohui Xie,
Scott Wood, Sharma Bhupesh, Wenbin Song
DQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogU3RlcGhlbiBCb3lkIFtt
YWlsdG86c2JveWRAY29kZWF1cm9yYS5vcmddDQo+IFNlbnQ6IDIwMTXE6jEw1MIxNsjVIDI6MDIN
Cj4gVG86IEhvdSBaaGlxaWFuZy1CNDgyODYNCj4gQ2M6IGxpbnV4LWFybS1rZXJuZWxAbGlzdHMu
aW5mcmFkZWFkLm9yZzsgY2F0YWxpbi5tYXJpbmFzQGFybS5jb207DQo+IHdpbGwuZGVhY29uQGFy
bS5jb207IGxpbnV4LWkyY0B2Z2VyLmtlcm5lbC5vcmc7IGxpbnV4LQ0KPiB3YXRjaGRvZ0B2Z2Vy
Lmtlcm5lbC5vcmc7IGxpbnV4LWRvY0B2Z2VyLmtlcm5lbC5vcmc7IGxpbnV4LQ0KPiBjbGtAdmdl
ci5rZXJuZWwub3JnOyBtYXJrLnJ1dGxhbmRAYXJtLmNvbTsgbGludXhAcm9lY2stdXMubmV0OyB3
c2FAdGhlLQ0KPiBkcmVhbXMuZGU7IHdpbUBpZ3VhbmEuYmU7IGNvcmJldEBsd24ubmV0OyBtdHVy
cXVldHRlQGJheWxpYnJlLmNvbTsgSHUNCj4gTWluZ2thaS1CMjEyODQ7IFhpZSBTaGFvaHVpLUIy
MTk4OTsgV29vZCBTY290dC1CMDc0MjE7IFNoYXJtYSBCaHVwZXNoLQ0KPiBCNDUzNzA7IFNvbmcg
V2VuYmluLUI1Mzc0Nw0KPiBTdWJqZWN0OiBSZTogW1BBVENIIFY0IDUvNl0gY2xrOiBxb3JpcTog
QWRkIGxzMTA0M2Egc3VwcG9ydC4NCj4gDQo+IE9uIDEwLzE1LCBaaGlxaWFuZyBIb3Ugd3JvdGU6
DQo+ID4gRnJvbTogSG91IFpoaXFpYW5nIDxCNDgyODZAZnJlZXNjYWxlLmNvbT4NCj4gPg0KPiA+
IFNpZ25lZC1vZmYtYnk6IEhvdSBaaGlxaWFuZyA8QjQ4Mjg2QGZyZWVzY2FsZS5jb20+DQo+ID4g
LS0tDQo+ID4gVGhpcyBwYXRjaCBoYXMgYmVlbiBhY2tlZCBpbiBWMyBieSBTdGVwaGVuIEJveWQg
W3Nib3lkQGNvZGVhdXJvcmEub3JnXS4NCj4gDQo+IFllcywgcGxlYXNlIGFkZCBpdCBpbnRvIHRo
ZSBwYXRjaGVzIHRoYXQgeW91IHNlbmQgaW5zdGVhZCBvZiBwdXR0aW5nIGl0DQo+IGJlbG93IHRo
ZSAtLS0gbGluZS4NCg0KT2ssIHRoYW5rcy4NCg0KWmhpcWlhbmcNCg==
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
@ 2015-10-16 2:45 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 2:45 UTC (permalink / raw)
To: linux-arm-kernel
> -----Original Message-----
> From: Stephen Boyd [mailto:sboyd at codeaurora.org]
> Sent: 2015?10?16? 2:02
> To: Hou Zhiqiang-B48286
> Cc: linux-arm-kernel at lists.infradead.org; catalin.marinas at arm.com;
> will.deacon at arm.com; linux-i2c at vger.kernel.org; linux-
> watchdog at vger.kernel.org; linux-doc at vger.kernel.org; linux-
> clk at vger.kernel.org; mark.rutland at arm.com; linux at roeck-us.net; wsa at the-
> dreams.de; wim at iguana.be; corbet at lwn.net; mturquette at baylibre.com; Hu
> Mingkai-B21284; Xie Shaohui-B21989; Wood Scott-B07421; Sharma Bhupesh-
> B45370; Song Wenbin-B53747
> Subject: Re: [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
>
> On 10/15, Zhiqiang Hou wrote:
> > From: Hou Zhiqiang <B48286@freescale.com>
> >
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > ---
> > This patch has been acked in V3 by Stephen Boyd [sboyd at codeaurora.org].
>
> Yes, please add it into the patches that you send instead of putting it
> below the --- line.
Ok, thanks.
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread
* RE: [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
@ 2015-10-16 2:45 ` Hou Zhiqiang
0 siblings, 0 replies; 46+ messages in thread
From: Hou Zhiqiang @ 2015-10-16 2:45 UTC (permalink / raw)
To: Stephen Boyd
Cc: linux-arm-kernel@lists.infradead.org, catalin.marinas@arm.com,
will.deacon@arm.com, linux-i2c@vger.kernel.org,
linux-watchdog@vger.kernel.org, linux-doc@vger.kernel.org,
linux-clk@vger.kernel.org, mark.rutland@arm.com,
linux@roeck-us.net, wsa@the-dreams.de, wim@iguana.be,
corbet@lwn.net, mturquette@baylibre.com, Hu Vincent, Shaohui Xie,
Scott Wood, Sharma Bhupesh, Wenbin Song
> -----Original Message-----
> From: Stephen Boyd [mailto:sboyd@codeaurora.org]
> Sent: 2015年10月16日 2:02
> To: Hou Zhiqiang-B48286
> Cc: linux-arm-kernel@lists.infradead.org; catalin.marinas@arm.com;
> will.deacon@arm.com; linux-i2c@vger.kernel.org; linux-
> watchdog@vger.kernel.org; linux-doc@vger.kernel.org; linux-
> clk@vger.kernel.org; mark.rutland@arm.com; linux@roeck-us.net; wsa@the-
> dreams.de; wim@iguana.be; corbet@lwn.net; mturquette@baylibre.com; Hu
> Mingkai-B21284; Xie Shaohui-B21989; Wood Scott-B07421; Sharma Bhupesh-
> B45370; Song Wenbin-B53747
> Subject: Re: [PATCH V4 5/6] clk: qoriq: Add ls1043a support.
>
> On 10/15, Zhiqiang Hou wrote:
> > From: Hou Zhiqiang <B48286@freescale.com>
> >
> > Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
> > ---
> > This patch has been acked in V3 by Stephen Boyd [sboyd@codeaurora.org].
>
> Yes, please add it into the patches that you send instead of putting it
> below the --- line.
Ok, thanks.
Zhiqiang
^ permalink raw reply [flat|nested] 46+ messages in thread
* [PATCH V4 6/6] dts/ls1043a: add LS1043ARDB board support
2015-10-15 12:12 ` Zhiqiang Hou
(?)
@ 2015-10-15 12:13 ` Zhiqiang Hou
-1 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:13 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286
From: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
V4: V3
- No change.
V2:
- Remove the useless compatible "simple-bus" from cpld node.
arch/arm64/boot/dts/freescale/Makefile | 2 +-
arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts | 116 ++++++++++++++++++++++
2 files changed, 117 insertions(+), 1 deletion(-)
create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 57b41c7..33b1e57 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -1,4 +1,4 @@
-dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2080a-qds.dtb fsl-ls2080a-rdb.dtb fsl-ls2080a-simu.dtb
+dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2080a-qds.dtb fsl-ls2080a-rdb.dtb fsl-ls2080a-simu.dtb fsl-ls1043a-rdb.dtb
always := $(dtb-y)
subdir-y := $(dts-dirs)
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
new file mode 100644
index 0000000..7a351e2
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
@@ -0,0 +1,116 @@
+/*
+ * Device Tree Include file for Freescale Layerscape-1043A family SoC.
+ *
+ * Copyright 2014-2015, Freescale Semiconductor
+ *
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ * a) This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of the
+ * License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ * b) Permission is hereby granted, free of charge, to any person
+ * obtaining a copy of this software and associated documentation
+ * files (the "Software"), to deal in the Software without
+ * restriction, including without limitation the rights to use,
+ * copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following
+ * conditions:
+ *
+ * The above copyright notice and this permission notice shall be
+ * included in all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "fsl-ls1043a.dtsi"
+
+/ {
+ model = "LS1043A RDB Board";
+};
+
+&i2c0 {
+ status = "okay";
+ ina220@40 {
+ compatible = "ti,ina220";
+ reg = <0x40>;
+ shunt-resistor = <1000>;
+ };
+ adt7461a@4c {
+ compatible = "adi,adt7461";
+ reg = <0x4c>;
+ };
+ eeprom@56 {
+ compatible = "at24,24c512";
+ reg = <0x52>;
+ };
+ eeprom@57 {
+ compatible = "at24,24c512";
+ reg = <0x53>;
+ };
+ rtc@68 {
+ compatible = "pericom,pt7c4338";
+ reg = <0x68>;
+ };
+};
+
+&ifc {
+ status = "okay";
+ #address-cells = <2>;
+ #size-cells = <1>;
+ /* NOR, NAND Flashes and FPGA on board */
+ ranges = <0x0 0x0 0x0 0x60000000 0x08000000
+ 0x1 0x0 0x0 0x7e800000 0x00010000
+ 0x2 0x0 0x0 0x7fb00000 0x00000100>;
+
+ nor@0,0 {
+ compatible = "cfi-flash";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ reg = <0x0 0x0 0x8000000>;
+ bank-width = <2>;
+ device-width = <1>;
+ };
+
+ nand@1,0 {
+ compatible = "fsl,ifc-nand";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ reg = <0x1 0x0 0x10000>;
+ };
+
+ cpld: board-control@2,0 {
+ compatible = "fsl,ls1043ardb-cpld";
+ reg = <0x2 0x0 0x0000100>;
+ };
+};
+
+&duart0 {
+ status = "okay";
+};
+
+&duart1 {
+ status = "okay";
+};
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* [PATCH V4 6/6] dts/ls1043a: add LS1043ARDB board support
@ 2015-10-15 12:13 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:13 UTC (permalink / raw)
To: linux-arm-kernel
From: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
V4: V3
- No change.
V2:
- Remove the useless compatible "simple-bus" from cpld node.
arch/arm64/boot/dts/freescale/Makefile | 2 +-
arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts | 116 ++++++++++++++++++++++
2 files changed, 117 insertions(+), 1 deletion(-)
create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 57b41c7..33b1e57 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -1,4 +1,4 @@
-dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2080a-qds.dtb fsl-ls2080a-rdb.dtb fsl-ls2080a-simu.dtb
+dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2080a-qds.dtb fsl-ls2080a-rdb.dtb fsl-ls2080a-simu.dtb fsl-ls1043a-rdb.dtb
always := $(dtb-y)
subdir-y := $(dts-dirs)
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
new file mode 100644
index 0000000..7a351e2
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
@@ -0,0 +1,116 @@
+/*
+ * Device Tree Include file for Freescale Layerscape-1043A family SoC.
+ *
+ * Copyright 2014-2015, Freescale Semiconductor
+ *
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ * a) This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of the
+ * License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ * b) Permission is hereby granted, free of charge, to any person
+ * obtaining a copy of this software and associated documentation
+ * files (the "Software"), to deal in the Software without
+ * restriction, including without limitation the rights to use,
+ * copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following
+ * conditions:
+ *
+ * The above copyright notice and this permission notice shall be
+ * included in all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "fsl-ls1043a.dtsi"
+
+/ {
+ model = "LS1043A RDB Board";
+};
+
+&i2c0 {
+ status = "okay";
+ ina220 at 40 {
+ compatible = "ti,ina220";
+ reg = <0x40>;
+ shunt-resistor = <1000>;
+ };
+ adt7461a at 4c {
+ compatible = "adi,adt7461";
+ reg = <0x4c>;
+ };
+ eeprom at 56 {
+ compatible = "at24,24c512";
+ reg = <0x52>;
+ };
+ eeprom at 57 {
+ compatible = "at24,24c512";
+ reg = <0x53>;
+ };
+ rtc at 68 {
+ compatible = "pericom,pt7c4338";
+ reg = <0x68>;
+ };
+};
+
+&ifc {
+ status = "okay";
+ #address-cells = <2>;
+ #size-cells = <1>;
+ /* NOR, NAND Flashes and FPGA on board */
+ ranges = <0x0 0x0 0x0 0x60000000 0x08000000
+ 0x1 0x0 0x0 0x7e800000 0x00010000
+ 0x2 0x0 0x0 0x7fb00000 0x00000100>;
+
+ nor at 0,0 {
+ compatible = "cfi-flash";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ reg = <0x0 0x0 0x8000000>;
+ bank-width = <2>;
+ device-width = <1>;
+ };
+
+ nand at 1,0 {
+ compatible = "fsl,ifc-nand";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ reg = <0x1 0x0 0x10000>;
+ };
+
+ cpld: board-control at 2,0 {
+ compatible = "fsl,ls1043ardb-cpld";
+ reg = <0x2 0x0 0x0000100>;
+ };
+};
+
+&duart0 {
+ status = "okay";
+};
+
+&duart1 {
+ status = "okay";
+};
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread* [PATCH V4 6/6] dts/ls1043a: add LS1043ARDB board support
@ 2015-10-15 12:13 ` Zhiqiang Hou
0 siblings, 0 replies; 46+ messages in thread
From: Zhiqiang Hou @ 2015-10-15 12:13 UTC (permalink / raw)
To: linux-arm-kernel, catalin.marinas, will.deacon, linux-i2c,
linux-watchdog, linux-doc, linux-clk
Cc: mark.rutland, linux, wsa, wim, corbet, mturquette, sboyd,
Mingkai.Hu, Shaohui.Xie, scottwood, bhupesh.sharma, Wenbin.Song,
B48286
From: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com>
Signed-off-by: Wenbin Song <Wenbin.Song@freescale.com>
Signed-off-by: Hou Zhiqiang <B48286@freescale.com>
---
V4: V3
- No change.
V2:
- Remove the useless compatible "simple-bus" from cpld node.
arch/arm64/boot/dts/freescale/Makefile | 2 +-
arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts | 116 ++++++++++++++++++++++
2 files changed, 117 insertions(+), 1 deletion(-)
create mode 100644 arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 57b41c7..33b1e57 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -1,4 +1,4 @@
-dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2080a-qds.dtb fsl-ls2080a-rdb.dtb fsl-ls2080a-simu.dtb
+dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls2080a-qds.dtb fsl-ls2080a-rdb.dtb fsl-ls2080a-simu.dtb fsl-ls1043a-rdb.dtb
always := $(dtb-y)
subdir-y := $(dts-dirs)
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
new file mode 100644
index 0000000..7a351e2
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1043a-rdb.dts
@@ -0,0 +1,116 @@
+/*
+ * Device Tree Include file for Freescale Layerscape-1043A family SoC.
+ *
+ * Copyright 2014-2015, Freescale Semiconductor
+ *
+ * Mingkai Hu <Mingkai.hu@freescale.com>
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPLv2 or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ * a) This library is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of the
+ * License, or (at your option) any later version.
+ *
+ * This library is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ * b) Permission is hereby granted, free of charge, to any person
+ * obtaining a copy of this software and associated documentation
+ * files (the "Software"), to deal in the Software without
+ * restriction, including without limitation the rights to use,
+ * copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following
+ * conditions:
+ *
+ * The above copyright notice and this permission notice shall be
+ * included in all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "fsl-ls1043a.dtsi"
+
+/ {
+ model = "LS1043A RDB Board";
+};
+
+&i2c0 {
+ status = "okay";
+ ina220@40 {
+ compatible = "ti,ina220";
+ reg = <0x40>;
+ shunt-resistor = <1000>;
+ };
+ adt7461a@4c {
+ compatible = "adi,adt7461";
+ reg = <0x4c>;
+ };
+ eeprom@56 {
+ compatible = "at24,24c512";
+ reg = <0x52>;
+ };
+ eeprom@57 {
+ compatible = "at24,24c512";
+ reg = <0x53>;
+ };
+ rtc@68 {
+ compatible = "pericom,pt7c4338";
+ reg = <0x68>;
+ };
+};
+
+&ifc {
+ status = "okay";
+ #address-cells = <2>;
+ #size-cells = <1>;
+ /* NOR, NAND Flashes and FPGA on board */
+ ranges = <0x0 0x0 0x0 0x60000000 0x08000000
+ 0x1 0x0 0x0 0x7e800000 0x00010000
+ 0x2 0x0 0x0 0x7fb00000 0x00000100>;
+
+ nor@0,0 {
+ compatible = "cfi-flash";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ reg = <0x0 0x0 0x8000000>;
+ bank-width = <2>;
+ device-width = <1>;
+ };
+
+ nand@1,0 {
+ compatible = "fsl,ifc-nand";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ reg = <0x1 0x0 0x10000>;
+ };
+
+ cpld: board-control@2,0 {
+ compatible = "fsl,ls1043ardb-cpld";
+ reg = <0x2 0x0 0x0000100>;
+ };
+};
+
+&duart0 {
+ status = "okay";
+};
+
+&duart1 {
+ status = "okay";
+};
--
2.1.0.27.g96db324
^ permalink raw reply related [flat|nested] 46+ messages in thread