From: marc.zyngier@arm.com (Marc Zyngier)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v9 4/4] irqchip:implement the mbigen irq chip operation functions
Date: Thu, 03 Dec 2015 16:29:19 +0000 [thread overview]
Message-ID: <56606DDF.1070205@arm.com> (raw)
In-Reply-To: <1448248513-39760-5-git-send-email-majun258@huawei.com>
On 23/11/15 03:15, MaJun wrote:
> From: Ma Jun <majun258@huawei.com>
>
> Add the interrupt controller chip operation functions of mbigen chip.
>
> Signed-off-by: Ma Jun <majun258@huawei.com>
> ---
> drivers/irqchip/irq-mbigen.c | 84 ++++++++++++++++++++++++++++++++++++++++++
> 1 files changed, 84 insertions(+), 0 deletions(-)
>
> diff --git a/drivers/irqchip/irq-mbigen.c b/drivers/irqchip/irq-mbigen.c
> index 81ae61f..540ad05 100644
> --- a/drivers/irqchip/irq-mbigen.c
> +++ b/drivers/irqchip/irq-mbigen.c
> @@ -47,6 +47,20 @@
> #define REG_MBIGEN_VEC_OFFSET 0x200
>
> /**
> + * offset of clear register in mbigen node
> + * This register is used to clear the status
> + * of interrupt
> + */
> +#define REG_MBIGEN_CLEAR_OFFSET 0xa000
> +
> +/**
> + * offset of interrupt type register
> + * This register is used to configure interrupt
> + * trigger type
> + */
> +#define REG_MBIGEN_TYPE_OFFSET 0x0
> +
> +/**
> * struct mbigen_device - holds the information of mbigen device.
> *
> * @pdev: pointer to the platform device structure of mbigen chip.
> @@ -69,8 +83,78 @@ static inline unsigned int get_mbigen_vec_reg(irq_hw_number_t hwirq)
> + REG_MBIGEN_VEC_OFFSET;
> }
>
> +static inline void get_mbigen_type_reg(irq_hw_number_t hwirq,
> + unsigned int *mask,
> + unsigned int *addr)
unsigned int is the wrong type if that's something you are going to use
with readl/writel. It should be u32.
> +{
> + unsigned int nid, pin, ofst;
> +
> + hwirq -= RESERVED_IRQ_PER_MBIGEN_CHIP;
> + nid = hwirq / IRQS_PER_MBIGEN_NODE + 1;
> + pin = hwirq % IRQS_PER_MBIGEN_NODE;
> +
> + *mask = 1 << (pin % 32);
> +
> + ofst = pin / 32 * 4;
> + *addr = ofst + nid * MBIGEN_NODE_OFFSET
> + + REG_MBIGEN_TYPE_OFFSET;
> +}
> +
> +static inline void get_mbigen_clear_reg(irq_hw_number_t hwirq,
> + unsigned int *mask,
Same here.
> + unsigned int *addr)
> +{
> + unsigned int ofst;
> +
> + hwirq -= RESERVED_IRQ_PER_MBIGEN_CHIP;
> + ofst = hwirq / 32 * 4;
> +
> + *mask = 1 << (hwirq % 32);
> + *addr = ofst + REG_MBIGEN_CLEAR_OFFSET;
> +}
> +
> +static void mbigen_eoi_irq(struct irq_data *data)
> +{
> + void __iomem *base = data->chip_data;
> + unsigned int mask, addr;
same here.
> +
> + get_mbigen_clear_reg(data->hwirq, &mask, &addr);
> +
> + writel_relaxed(mask, base + addr);
> +
> + irq_chip_eoi_parent(data);
> +}
> +
> +static int mbigen_set_type(struct irq_data *data, unsigned int type)
> +{
> + void __iomem *base = data->chip_data;
> + unsigned int mask, addr;
and here.
> + u32 val;
> +
> + if (type != IRQ_TYPE_LEVEL_HIGH && type != IRQ_TYPE_EDGE_RISING)
> + return -EINVAL;
> +
> + get_mbigen_type_reg(data->hwirq, &mask, &addr);
> +
> + val = readl_relaxed(base + addr);
> +
> + if (type == IRQ_TYPE_LEVEL_HIGH)
> + val |= mask;
> + else
> + val &= ~mask;
> +
> + writel_relaxed(val, base + addr);
> +
> + return 0;
> +}
> +
> static struct irq_chip mbigen_irq_chip = {
> .name = "mbigen-v2",
> + .irq_mask = irq_chip_mask_parent,
> + .irq_unmask = irq_chip_unmask_parent,
> + .irq_eoi = mbigen_eoi_irq,
> + .irq_set_type = mbigen_set_type,
> + .irq_set_affinity = irq_chip_set_affinity_parent,
> };
>
> static void mbigen_write_msg(struct msi_desc *desc, struct msi_msg *msg)
>
Thanks,
M.
--
Jazz is not dead. It just smells funny...
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <marc.zyngier@arm.com>
To: MaJun <majun258@huawei.com>,
Catalin.Marinas@arm.com, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, Will.Deacon@arm.com,
mark.rutland@arm.com, jason@lakedaemon.net, tglx@linutronix.de,
lizefan@huawei.com, huxinwei@huawei.com, dingtianhong@huawei.com,
zhaojunhua@hisilicon.com, liguozhu@hisilicon.com,
xuwei5@hisilicon.com, wei.chenwei@hisilicon.com,
guohanjun@huawei.com, wuyun.wu@huawei.com, guodong.xu@linaro.org,
haojian.zhuang@linaro.org, zhangfei.gao@linaro.org,
usman.ahmad@linaro.org, klimov.linux@gmail.com,
gabriele.paoloni@huawei.com
Subject: Re: [PATCH v9 4/4] irqchip:implement the mbigen irq chip operation functions
Date: Thu, 03 Dec 2015 16:29:19 +0000 [thread overview]
Message-ID: <56606DDF.1070205@arm.com> (raw)
In-Reply-To: <1448248513-39760-5-git-send-email-majun258@huawei.com>
On 23/11/15 03:15, MaJun wrote:
> From: Ma Jun <majun258@huawei.com>
>
> Add the interrupt controller chip operation functions of mbigen chip.
>
> Signed-off-by: Ma Jun <majun258@huawei.com>
> ---
> drivers/irqchip/irq-mbigen.c | 84 ++++++++++++++++++++++++++++++++++++++++++
> 1 files changed, 84 insertions(+), 0 deletions(-)
>
> diff --git a/drivers/irqchip/irq-mbigen.c b/drivers/irqchip/irq-mbigen.c
> index 81ae61f..540ad05 100644
> --- a/drivers/irqchip/irq-mbigen.c
> +++ b/drivers/irqchip/irq-mbigen.c
> @@ -47,6 +47,20 @@
> #define REG_MBIGEN_VEC_OFFSET 0x200
>
> /**
> + * offset of clear register in mbigen node
> + * This register is used to clear the status
> + * of interrupt
> + */
> +#define REG_MBIGEN_CLEAR_OFFSET 0xa000
> +
> +/**
> + * offset of interrupt type register
> + * This register is used to configure interrupt
> + * trigger type
> + */
> +#define REG_MBIGEN_TYPE_OFFSET 0x0
> +
> +/**
> * struct mbigen_device - holds the information of mbigen device.
> *
> * @pdev: pointer to the platform device structure of mbigen chip.
> @@ -69,8 +83,78 @@ static inline unsigned int get_mbigen_vec_reg(irq_hw_number_t hwirq)
> + REG_MBIGEN_VEC_OFFSET;
> }
>
> +static inline void get_mbigen_type_reg(irq_hw_number_t hwirq,
> + unsigned int *mask,
> + unsigned int *addr)
unsigned int is the wrong type if that's something you are going to use
with readl/writel. It should be u32.
> +{
> + unsigned int nid, pin, ofst;
> +
> + hwirq -= RESERVED_IRQ_PER_MBIGEN_CHIP;
> + nid = hwirq / IRQS_PER_MBIGEN_NODE + 1;
> + pin = hwirq % IRQS_PER_MBIGEN_NODE;
> +
> + *mask = 1 << (pin % 32);
> +
> + ofst = pin / 32 * 4;
> + *addr = ofst + nid * MBIGEN_NODE_OFFSET
> + + REG_MBIGEN_TYPE_OFFSET;
> +}
> +
> +static inline void get_mbigen_clear_reg(irq_hw_number_t hwirq,
> + unsigned int *mask,
Same here.
> + unsigned int *addr)
> +{
> + unsigned int ofst;
> +
> + hwirq -= RESERVED_IRQ_PER_MBIGEN_CHIP;
> + ofst = hwirq / 32 * 4;
> +
> + *mask = 1 << (hwirq % 32);
> + *addr = ofst + REG_MBIGEN_CLEAR_OFFSET;
> +}
> +
> +static void mbigen_eoi_irq(struct irq_data *data)
> +{
> + void __iomem *base = data->chip_data;
> + unsigned int mask, addr;
same here.
> +
> + get_mbigen_clear_reg(data->hwirq, &mask, &addr);
> +
> + writel_relaxed(mask, base + addr);
> +
> + irq_chip_eoi_parent(data);
> +}
> +
> +static int mbigen_set_type(struct irq_data *data, unsigned int type)
> +{
> + void __iomem *base = data->chip_data;
> + unsigned int mask, addr;
and here.
> + u32 val;
> +
> + if (type != IRQ_TYPE_LEVEL_HIGH && type != IRQ_TYPE_EDGE_RISING)
> + return -EINVAL;
> +
> + get_mbigen_type_reg(data->hwirq, &mask, &addr);
> +
> + val = readl_relaxed(base + addr);
> +
> + if (type == IRQ_TYPE_LEVEL_HIGH)
> + val |= mask;
> + else
> + val &= ~mask;
> +
> + writel_relaxed(val, base + addr);
> +
> + return 0;
> +}
> +
> static struct irq_chip mbigen_irq_chip = {
> .name = "mbigen-v2",
> + .irq_mask = irq_chip_mask_parent,
> + .irq_unmask = irq_chip_unmask_parent,
> + .irq_eoi = mbigen_eoi_irq,
> + .irq_set_type = mbigen_set_type,
> + .irq_set_affinity = irq_chip_set_affinity_parent,
> };
>
> static void mbigen_write_msg(struct msi_desc *desc, struct msi_msg *msg)
>
Thanks,
M.
--
Jazz is not dead. It just smells funny...
next prev parent reply other threads:[~2015-12-03 16:29 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-11-23 3:15 [PATCH v9 0/4] irqchip:support mbigen interrupt controller MaJun
2015-11-23 3:15 ` MaJun
2015-11-23 3:15 ` [PATCH v9 1/4] dt-binding:Documents of the mbigen bindings MaJun
2015-11-23 3:15 ` MaJun
2015-12-03 16:21 ` Marc Zyngier
2015-12-03 16:21 ` Marc Zyngier
2015-12-08 15:01 ` majun
2015-12-08 15:01 ` majun
2015-12-11 15:26 ` Mark Rutland
2015-12-11 15:26 ` Mark Rutland
2015-12-16 14:23 ` majun
2015-12-16 14:23 ` majun
2015-11-23 3:15 ` [PATCH v9 2/4] irqchip: add platform device driver for mbigen device MaJun
2015-11-23 3:15 ` MaJun
2015-12-03 16:22 ` Marc Zyngier
2015-12-03 16:22 ` Marc Zyngier
2015-11-23 3:15 ` [PATCH v9 3/4] irqchip:create irq domain for each " MaJun
2015-11-23 3:15 ` MaJun
2015-12-03 16:25 ` Marc Zyngier
2015-12-03 16:25 ` Marc Zyngier
2015-12-06 20:53 ` majun
2015-12-06 20:53 ` majun
2015-12-07 8:32 ` Marc Zyngier
2015-12-07 8:32 ` Marc Zyngier
2015-12-11 15:42 ` Mark Rutland
2015-12-11 15:42 ` Mark Rutland
2015-12-16 14:57 ` majun
2015-12-16 14:57 ` majun
2015-12-16 15:05 ` Marc Zyngier
2015-12-16 15:05 ` Marc Zyngier
2015-11-23 3:15 ` [PATCH v9 4/4] irqchip:implement the mbigen irq chip operation functions MaJun
2015-11-23 3:15 ` MaJun
2015-12-03 16:29 ` Marc Zyngier [this message]
2015-12-03 16:29 ` Marc Zyngier
2015-12-16 11:22 ` [PATCH v9 0/4] irqchip:support mbigen interrupt controller Marc Zyngier
2015-12-16 11:22 ` Marc Zyngier
2015-12-16 14:04 ` majun
2015-12-16 14:04 ` majun
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=56606DDF.1070205@arm.com \
--to=marc.zyngier@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.