* [PATCH 1/2] dt-bindings: mediatek: Modify pinctrl bindings for mt7623 @ 2016-01-10 16:00 John Crispin 2016-01-10 16:00 ` [PATCH 2/2] pinctrl: mediatek: Add pinctrl files for MT7623 John Crispin 2016-01-20 9:34 ` [PATCH 1/2] dt-bindings: mediatek: Modify pinctrl bindings for mt7623 Yingjoe Chen 0 siblings, 2 replies; 5+ messages in thread From: John Crispin @ 2016-01-10 16:00 UTC (permalink / raw) To: Linus Walleij; +Cc: linux-gpio, linux-mediatek Signed-off-by: John Crispin <blogic@openwrt.org> --- Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt index 9ffb0b2..4fa4444 100644 --- a/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt +++ b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt @@ -5,6 +5,7 @@ The Mediatek's Pin controller is used to control SoC pins. Required properties: - compatible: value should be one of the following. "mediatek,mt2701-pinctrl", compatible with mt2701 pinctrl. + "mediatek,mt7623-pinctrl", compatible with mt7623 pinctrl. "mediatek,mt6397-pinctrl", compatible with mt6397 pinctrl. "mediatek,mt8127-pinctrl", compatible with mt8127 pinctrl. "mediatek,mt8135-pinctrl", compatible with mt8135 pinctrl. -- 1.7.10.4 ^ permalink raw reply related [flat|nested] 5+ messages in thread
* [PATCH 2/2] pinctrl: mediatek: Add pinctrl files for MT7623 2016-01-10 16:00 [PATCH 1/2] dt-bindings: mediatek: Modify pinctrl bindings for mt7623 John Crispin @ 2016-01-10 16:00 ` John Crispin 2016-01-10 16:40 ` John Crispin 2016-01-20 9:41 ` Yingjoe Chen 2016-01-20 9:34 ` [PATCH 1/2] dt-bindings: mediatek: Modify pinctrl bindings for mt7623 Yingjoe Chen 1 sibling, 2 replies; 5+ messages in thread From: John Crispin @ 2016-01-10 16:00 UTC (permalink / raw) To: Linus Walleij; +Cc: linux-gpio, linux-mediatek Add the driver and header files required to make pinctrl work on MediaTek MT7623. Signed-off-by: John Crispin <blogic@openwrt.org> --- drivers/pinctrl/mediatek/Kconfig | 5 + drivers/pinctrl/mediatek/Makefile | 1 + drivers/pinctrl/mediatek/pinctrl-mt7623.c | 380 +++++ drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h | 1936 +++++++++++++++++++++++++ include/dt-bindings/pinctrl/mt7623-pinfunc.h | 520 +++++++ 5 files changed, 2842 insertions(+) create mode 100644 drivers/pinctrl/mediatek/pinctrl-mt7623.c create mode 100644 drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h create mode 100644 include/dt-bindings/pinctrl/mt7623-pinfunc.h diff --git a/drivers/pinctrl/mediatek/Kconfig b/drivers/pinctrl/mediatek/Kconfig index 13e9939..8cc6b8a 100644 --- a/drivers/pinctrl/mediatek/Kconfig +++ b/drivers/pinctrl/mediatek/Kconfig @@ -13,6 +13,11 @@ config PINCTRL_MT2701 bool "Mediatek MT2701 pin control" if COMPILE_TEST && !MACH_MT2701 depends on OF default MACH_MT2701 + +config PINCTRL_MT7623 + bool "Mediatek MT7623 pin control" if COMPILE_TEST && !MACH_MT7623 + depends on OF + default MACH_MT7623 select PINCTRL_MTK_COMMON config PINCTRL_MT8135 diff --git a/drivers/pinctrl/mediatek/Makefile b/drivers/pinctrl/mediatek/Makefile index da30314..1be2f3f 100644 --- a/drivers/pinctrl/mediatek/Makefile +++ b/drivers/pinctrl/mediatek/Makefile @@ -3,6 +3,7 @@ obj-$(CONFIG_PINCTRL_MTK_COMMON) += pinctrl-mtk-common.o # SoC Drivers obj-$(CONFIG_PINCTRL_MT2701) += pinctrl-mt2701.o +obj-$(CONFIG_PINCTRL_MT7623) += pinctrl-mt7623.o obj-$(CONFIG_PINCTRL_MT8135) += pinctrl-mt8135.o obj-$(CONFIG_PINCTRL_MT8127) += pinctrl-mt8127.o obj-$(CONFIG_PINCTRL_MT8173) += pinctrl-mt8173.o diff --git a/drivers/pinctrl/mediatek/pinctrl-mt7623.c b/drivers/pinctrl/mediatek/pinctrl-mt7623.c new file mode 100644 index 0000000..bf0d05b --- /dev/null +++ b/drivers/pinctrl/mediatek/pinctrl-mt7623.c @@ -0,0 +1,380 @@ +/* + * Copyright (c) 2016 John Crispin <blogic@openwrt.org> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#include <dt-bindings/pinctrl/mt65xx.h> +#include <linux/module.h> +#include <linux/of.h> +#include <linux/of_device.h> +#include <linux/platform_device.h> +#include <linux/pinctrl/pinctrl.h> +#include <linux/regmap.h> + +#include "pinctrl-mtk-common.h" +#include "pinctrl-mtk-mt7623.h" + +static const struct mtk_drv_group_desc mt7623_drv_grp[] = { + /* 0E4E8SR 4/8/12/16 */ + MTK_DRV_GRP(4, 16, 1, 2, 4), + /* 0E2E4SR 2/4/6/8 */ + MTK_DRV_GRP(2, 8, 1, 2, 2), + /* E8E4E2 2/4/6/8/10/12/14/16 */ + MTK_DRV_GRP(2, 16, 0, 2, 2) +}; + +#define DRV_SEL0 0xf50 +#define DRV_SEL1 0xf60 +#define DRV_SEL2 0xf70 +#define DRV_SEL3 0xf80 +#define DRV_SEL4 0xf90 +#define DRV_SEL5 0xfa0 +#define DRV_SEL6 0xfb0 +#define DRV_SEL7 0xfe0 +#define DRV_SEL8 0xfd0 +#define DRV_SEL9 0xff0 +#define DRV_SEL10 0xf00 + +#define MSDC0_CTRL0 0xcc0 +#define MSDC0_CTRL1 0xcd0 +#define MSDC0_CTRL2 0xce0 +#define MSDC0_CTRL3 0xcf0 +#define MSDC0_CTRL4 0xd00 +#define MSDC0_CTRL5 0xd10 +#define MSDC0_CTRL6 0xd20 +#define MSDC1_CTRL0 0xd30 +#define MSDC1_CTRL1 0xd40 +#define MSDC1_CTRL2 0xd50 +#define MSDC1_CTRL3 0xd60 +#define MSDC1_CTRL4 0xd70 +#define MSDC1_CTRL5 0xd80 +#define MSDC1_CTRL6 0xd90 + +#define IES_EN0 0xb20 +#define IES_EN1 0xb30 +#define IES_EN2 0xb40 + +#define SMT_EN0 0xb50 +#define SMT_EN1 0xb60 +#define SMT_EN2 0xb70 + +static const struct mtk_pin_drv_grp mt7623_pin_drv[] = { + MTK_PIN_DRV_GRP(0, DRV_SEL0, 0, 1), + MTK_PIN_DRV_GRP(1, DRV_SEL0, 0, 1), + MTK_PIN_DRV_GRP(2, DRV_SEL0, 0, 1), + MTK_PIN_DRV_GRP(3, DRV_SEL0, 0, 1), + MTK_PIN_DRV_GRP(4, DRV_SEL0, 0, 1), + MTK_PIN_DRV_GRP(5, DRV_SEL0, 0, 1), + MTK_PIN_DRV_GRP(6, DRV_SEL0, 0, 1), + MTK_PIN_DRV_GRP(7, DRV_SEL0, 4, 1), + MTK_PIN_DRV_GRP(8, DRV_SEL0, 4, 1), + MTK_PIN_DRV_GRP(9, DRV_SEL0, 4, 1), + MTK_PIN_DRV_GRP(10, DRV_SEL0, 8, 1), + MTK_PIN_DRV_GRP(11, DRV_SEL0, 8, 1), + MTK_PIN_DRV_GRP(12, DRV_SEL0, 8, 1), + MTK_PIN_DRV_GRP(13, DRV_SEL0, 8, 1), + MTK_PIN_DRV_GRP(14, DRV_SEL0, 12, 0), + MTK_PIN_DRV_GRP(15, DRV_SEL0, 12, 0), + MTK_PIN_DRV_GRP(18, DRV_SEL1, 4, 0), + MTK_PIN_DRV_GRP(19, DRV_SEL1, 4, 0), + MTK_PIN_DRV_GRP(20, DRV_SEL1, 4, 0), + MTK_PIN_DRV_GRP(21, DRV_SEL1, 4, 0), + MTK_PIN_DRV_GRP(22, DRV_SEL1, 8, 0), + MTK_PIN_DRV_GRP(23, DRV_SEL1, 8, 0), + MTK_PIN_DRV_GRP(24, DRV_SEL1, 8, 0), + MTK_PIN_DRV_GRP(25, DRV_SEL1, 8, 0), + MTK_PIN_DRV_GRP(26, DRV_SEL1, 8, 0), + MTK_PIN_DRV_GRP(27, DRV_SEL1, 12, 0), + MTK_PIN_DRV_GRP(28, DRV_SEL1, 12, 0), + MTK_PIN_DRV_GRP(29, DRV_SEL1, 12, 0), + MTK_PIN_DRV_GRP(33, DRV_SEL2, 0, 0), + MTK_PIN_DRV_GRP(34, DRV_SEL2, 0, 0), + MTK_PIN_DRV_GRP(35, DRV_SEL2, 0, 0), + MTK_PIN_DRV_GRP(36, DRV_SEL2, 0, 0), + MTK_PIN_DRV_GRP(37, DRV_SEL2, 0, 0), + MTK_PIN_DRV_GRP(39, DRV_SEL2, 8, 1), + MTK_PIN_DRV_GRP(40, DRV_SEL2, 8, 1), + MTK_PIN_DRV_GRP(41, DRV_SEL2, 8, 1), + MTK_PIN_DRV_GRP(42, DRV_SEL2, 8, 1), + MTK_PIN_DRV_GRP(43, DRV_SEL2, 12, 0), + MTK_PIN_DRV_GRP(44, DRV_SEL2, 12, 0), + MTK_PIN_DRV_GRP(45, DRV_SEL2, 12, 0), + MTK_PIN_DRV_GRP(47, DRV_SEL3, 0, 0), + MTK_PIN_DRV_GRP(48, DRV_SEL3, 0, 0), + MTK_PIN_DRV_GRP(49, DRV_SEL3, 4, 0), + MTK_PIN_DRV_GRP(53, DRV_SEL3, 12, 0), + MTK_PIN_DRV_GRP(54, DRV_SEL3, 12, 0), + MTK_PIN_DRV_GRP(55, DRV_SEL3, 12, 0), + MTK_PIN_DRV_GRP(56, DRV_SEL3, 12, 0), + MTK_PIN_DRV_GRP(60, DRV_SEL4, 8, 1), + MTK_PIN_DRV_GRP(61, DRV_SEL4, 8, 1), + MTK_PIN_DRV_GRP(62, DRV_SEL4, 8, 1), + MTK_PIN_DRV_GRP(63, DRV_SEL4, 12, 1), + MTK_PIN_DRV_GRP(64, DRV_SEL4, 12, 1), + MTK_PIN_DRV_GRP(65, DRV_SEL4, 12, 1), + MTK_PIN_DRV_GRP(66, DRV_SEL5, 0, 1), + MTK_PIN_DRV_GRP(67, DRV_SEL5, 0, 1), + MTK_PIN_DRV_GRP(68, DRV_SEL5, 0, 1), + MTK_PIN_DRV_GRP(69, DRV_SEL5, 0, 1), + MTK_PIN_DRV_GRP(70, DRV_SEL5, 0, 1), + MTK_PIN_DRV_GRP(71, DRV_SEL5, 0, 1), + MTK_PIN_DRV_GRP(72, DRV_SEL3, 4, 0), + MTK_PIN_DRV_GRP(73, DRV_SEL3, 4, 0), + MTK_PIN_DRV_GRP(74, DRV_SEL3, 4, 0), + MTK_PIN_DRV_GRP(83, DRV_SEL5, 0, 1), + MTK_PIN_DRV_GRP(84, DRV_SEL5, 0, 1), + MTK_PIN_DRV_GRP(105, MSDC1_CTRL1, 0, 1), + MTK_PIN_DRV_GRP(106, MSDC1_CTRL0, 0, 1), + MTK_PIN_DRV_GRP(107, MSDC1_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(108, MSDC1_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(109, MSDC1_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(110, MSDC1_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(111, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(112, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(113, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(114, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(115, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(116, MSDC0_CTRL1, 0, 1), + MTK_PIN_DRV_GRP(117, MSDC0_CTRL0, 0, 1), + MTK_PIN_DRV_GRP(118, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(119, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(120, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(121, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(126, DRV_SEL3, 4, 0), + MTK_PIN_DRV_GRP(199, DRV_SEL0, 4, 1), + MTK_PIN_DRV_GRP(200, DRV_SEL8, 0, 0), + MTK_PIN_DRV_GRP(201, DRV_SEL8, 0, 0), + MTK_PIN_DRV_GRP(203, DRV_SEL8, 4, 0), + MTK_PIN_DRV_GRP(204, DRV_SEL8, 4, 0), + MTK_PIN_DRV_GRP(205, DRV_SEL8, 4, 0), + MTK_PIN_DRV_GRP(206, DRV_SEL8, 4, 0), + MTK_PIN_DRV_GRP(207, DRV_SEL8, 4, 0), + MTK_PIN_DRV_GRP(208, DRV_SEL8, 8, 0), + MTK_PIN_DRV_GRP(209, DRV_SEL8, 8, 0), + MTK_PIN_DRV_GRP(236, DRV_SEL9, 4, 0), + MTK_PIN_DRV_GRP(237, DRV_SEL9, 4, 0), + MTK_PIN_DRV_GRP(238, DRV_SEL9, 4, 0), + MTK_PIN_DRV_GRP(239, DRV_SEL9, 4, 0), + MTK_PIN_DRV_GRP(240, DRV_SEL9, 4, 0), + MTK_PIN_DRV_GRP(241, DRV_SEL9, 4, 0), + MTK_PIN_DRV_GRP(242, DRV_SEL9, 8, 0), + MTK_PIN_DRV_GRP(243, DRV_SEL9, 8, 0), + MTK_PIN_DRV_GRP(257, MSDC0_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(261, MSDC1_CTRL2, 0, 1), + MTK_PIN_DRV_GRP(262, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(263, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(264, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(265, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(266, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(267, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(268, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(269, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(270, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(271, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(272, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(274, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(275, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(276, DRV_SEL10, 8, 0), + MTK_PIN_DRV_GRP(278, DRV_SEL2, 8, 1), +}; + +static const struct mtk_pin_spec_pupd_set_samereg mt7623_spec_pupd[] = { + MTK_PIN_PUPD_SPEC_SR(105, MSDC1_CTRL1, 8, 9, 10), + MTK_PIN_PUPD_SPEC_SR(106, MSDC1_CTRL0, 8, 9, 10), + MTK_PIN_PUPD_SPEC_SR(107, MSDC1_CTRL3, 0, 1, 2), + MTK_PIN_PUPD_SPEC_SR(108, MSDC1_CTRL3, 4, 5, 6), + MTK_PIN_PUPD_SPEC_SR(109, MSDC1_CTRL3, 8, 9, 10), + MTK_PIN_PUPD_SPEC_SR(110, MSDC1_CTRL3, 12, 13, 14), + MTK_PIN_PUPD_SPEC_SR(111, MSDC0_CTRL4, 12, 13, 14), + MTK_PIN_PUPD_SPEC_SR(112, MSDC0_CTRL4, 8, 9, 10), + MTK_PIN_PUPD_SPEC_SR(113, MSDC0_CTRL4, 4, 5, 6), + MTK_PIN_PUPD_SPEC_SR(114, MSDC0_CTRL4, 0, 1, 2), + MTK_PIN_PUPD_SPEC_SR(115, MSDC0_CTRL5, 0, 1, 2), + MTK_PIN_PUPD_SPEC_SR(116, MSDC0_CTRL1, 8, 9, 10), + MTK_PIN_PUPD_SPEC_SR(117, MSDC0_CTRL0, 8, 9, 10), + MTK_PIN_PUPD_SPEC_SR(118, MSDC0_CTRL3, 12, 13, 14), + MTK_PIN_PUPD_SPEC_SR(119, MSDC0_CTRL3, 8, 9, 10), + MTK_PIN_PUPD_SPEC_SR(120, MSDC0_CTRL3, 4, 5, 6), + MTK_PIN_PUPD_SPEC_SR(121, MSDC0_CTRL3, 0, 1, 2), +}; + +static int mt7623_spec_pull_set(struct regmap *regmap, unsigned int pin, + unsigned char align, bool isup, unsigned int r1r0) +{ + return mtk_pctrl_spec_pull_set_samereg(regmap, mt7623_spec_pupd, + ARRAY_SIZE(mt7623_spec_pupd), pin, align, isup, r1r0); +} + +static const struct mtk_pin_ies_smt_set mt7623_ies_set[] = { + MTK_PIN_IES_SMT_SPEC(0, 6, IES_EN0, 0), + MTK_PIN_IES_SMT_SPEC(7, 9, IES_EN0, 1), + MTK_PIN_IES_SMT_SPEC(10, 13, IES_EN0, 2), + MTK_PIN_IES_SMT_SPEC(14, 15, IES_EN0, 3), + MTK_PIN_IES_SMT_SPEC(18, 21, IES_EN0, 5), + MTK_PIN_IES_SMT_SPEC(22, 26, IES_EN0, 6), + MTK_PIN_IES_SMT_SPEC(27, 29, IES_EN0, 7), + MTK_PIN_IES_SMT_SPEC(33, 37, IES_EN0, 8), + MTK_PIN_IES_SMT_SPEC(39, 42, IES_EN0, 9), + MTK_PIN_IES_SMT_SPEC(43, 45, IES_EN0, 10), + MTK_PIN_IES_SMT_SPEC(47, 48, IES_EN0, 11), + MTK_PIN_IES_SMT_SPEC(49, 49, IES_EN0, 12), + MTK_PIN_IES_SMT_SPEC(53, 56, IES_EN0, 14), + MTK_PIN_IES_SMT_SPEC(60, 62, IES_EN1, 0), + MTK_PIN_IES_SMT_SPEC(63, 65, IES_EN1, 1), + MTK_PIN_IES_SMT_SPEC(66, 71, IES_EN1, 2), + MTK_PIN_IES_SMT_SPEC(72, 74, IES_EN0, 12), + MTK_PIN_IES_SMT_SPEC(75, 76, IES_EN1, 3), + MTK_PIN_IES_SMT_SPEC(83, 84, IES_EN1, 2), + MTK_PIN_IES_SMT_SPEC(105, 121, MSDC1_CTRL1, 4), + MTK_PIN_IES_SMT_SPEC(122, 125, IES_EN1, 7), + MTK_PIN_IES_SMT_SPEC(126, 126, IES_EN0, 12), + MTK_PIN_IES_SMT_SPEC(199, 201, IES_EN0, 1), + MTK_PIN_IES_SMT_SPEC(203, 207, IES_EN2, 2), + MTK_PIN_IES_SMT_SPEC(208, 209, IES_EN2, 3), + MTK_PIN_IES_SMT_SPEC(236, 241, IES_EN2, 6), + MTK_PIN_IES_SMT_SPEC(242, 243, IES_EN2, 7), + MTK_PIN_IES_SMT_SPEC(261, 261, MSDC1_CTRL2, 4), + MTK_PIN_IES_SMT_SPEC(262, 272, IES_EN2, 12), + MTK_PIN_IES_SMT_SPEC(274, 276, IES_EN2, 12), + MTK_PIN_IES_SMT_SPEC(278, 278, IES_EN2, 13), +}; + +static const struct mtk_pin_ies_smt_set mt7623_smt_set[] = { + MTK_PIN_IES_SMT_SPEC(0, 6, SMT_EN0, 0), + MTK_PIN_IES_SMT_SPEC(7, 9, SMT_EN0, 1), + MTK_PIN_IES_SMT_SPEC(10, 13, SMT_EN0, 2), + MTK_PIN_IES_SMT_SPEC(14, 15, SMT_EN0, 3), + MTK_PIN_IES_SMT_SPEC(18, 21, SMT_EN0, 5), + MTK_PIN_IES_SMT_SPEC(22, 26, SMT_EN0, 6), + MTK_PIN_IES_SMT_SPEC(27, 29, SMT_EN0, 7), + MTK_PIN_IES_SMT_SPEC(33, 37, SMT_EN0, 8), + MTK_PIN_IES_SMT_SPEC(39, 42, SMT_EN0, 9), + MTK_PIN_IES_SMT_SPEC(43, 45, SMT_EN0, 10), + MTK_PIN_IES_SMT_SPEC(47, 48, SMT_EN0, 11), + MTK_PIN_IES_SMT_SPEC(49, 49, SMT_EN0, 12), + MTK_PIN_IES_SMT_SPEC(53, 56, SMT_EN0, 14), + MTK_PIN_IES_SMT_SPEC(60, 62, SMT_EN1, 0), + MTK_PIN_IES_SMT_SPEC(63, 65, SMT_EN1, 1), + MTK_PIN_IES_SMT_SPEC(66, 71, SMT_EN1, 2), + MTK_PIN_IES_SMT_SPEC(72, 74, SMT_EN0, 12), + MTK_PIN_IES_SMT_SPEC(75, 76, SMT_EN1, 3), + MTK_PIN_IES_SMT_SPEC(83, 84, SMT_EN1, 2), + MTK_PIN_IES_SMT_SPEC(105, 106, MSDC1_CTRL1, 11), + MTK_PIN_IES_SMT_SPEC(107, 107, MSDC1_CTRL3, 3), + MTK_PIN_IES_SMT_SPEC(108, 108, MSDC1_CTRL3, 7), + MTK_PIN_IES_SMT_SPEC(109, 109, MSDC1_CTRL3, 11), + MTK_PIN_IES_SMT_SPEC(110, 111, MSDC1_CTRL3, 15), + MTK_PIN_IES_SMT_SPEC(112, 112, MSDC0_CTRL4, 11), + MTK_PIN_IES_SMT_SPEC(113, 113, MSDC0_CTRL4, 7), + MTK_PIN_IES_SMT_SPEC(114, 115, MSDC0_CTRL4, 3), + MTK_PIN_IES_SMT_SPEC(116, 117, MSDC0_CTRL1, 11), + MTK_PIN_IES_SMT_SPEC(118, 118, MSDC0_CTRL3, 15), + MTK_PIN_IES_SMT_SPEC(119, 119, MSDC0_CTRL3, 11), + MTK_PIN_IES_SMT_SPEC(120, 120, MSDC0_CTRL3, 7), + MTK_PIN_IES_SMT_SPEC(121, 121, MSDC0_CTRL3, 3), + MTK_PIN_IES_SMT_SPEC(122, 125, SMT_EN1, 7), + MTK_PIN_IES_SMT_SPEC(126, 126, SMT_EN0, 12), + MTK_PIN_IES_SMT_SPEC(199, 201, SMT_EN0, 1), + MTK_PIN_IES_SMT_SPEC(203, 207, SMT_EN2, 2), + MTK_PIN_IES_SMT_SPEC(208, 209, SMT_EN2, 3), + MTK_PIN_IES_SMT_SPEC(236, 241, SMT_EN2, 6), + MTK_PIN_IES_SMT_SPEC(242, 243, SMT_EN2, 7), + MTK_PIN_IES_SMT_SPEC(261, 261, MSDC1_CTRL6, 3), + MTK_PIN_IES_SMT_SPEC(262, 272, SMT_EN2, 12), + MTK_PIN_IES_SMT_SPEC(274, 276, SMT_EN2, 12), + MTK_PIN_IES_SMT_SPEC(278, 278, SMT_EN2, 13), +}; + +static int mt7623_ies_smt_set(struct regmap *regmap, unsigned int pin, + unsigned char align, int value, enum pin_config_param arg) +{ + if (arg == PIN_CONFIG_INPUT_ENABLE) + return mtk_pconf_spec_set_ies_smt_range(regmap, mt7623_ies_set, + ARRAY_SIZE(mt7623_ies_set), pin, align, value); + else if (arg == PIN_CONFIG_INPUT_SCHMITT_ENABLE) + return mtk_pconf_spec_set_ies_smt_range(regmap, mt7623_smt_set, + ARRAY_SIZE(mt7623_smt_set), pin, align, value); + return -EINVAL; +} + +static const struct mtk_pinctrl_devdata mt7623_pinctrl_data = { + .pins = mtk_pins_mt7623, + .npins = ARRAY_SIZE(mtk_pins_mt7623), + .grp_desc = mt7623_drv_grp, + .n_grp_cls = ARRAY_SIZE(mt7623_drv_grp), + .pin_drv_grp = mt7623_pin_drv, + .n_pin_drv_grps = ARRAY_SIZE(mt7623_pin_drv), + .spec_pull_set = mt7623_spec_pull_set, + .spec_ies_smt_set = mt7623_ies_smt_set, + .dir_offset = 0x0000, + .pullen_offset = 0x0150, + .pullsel_offset = 0x0280, + .dout_offset = 0x0500, + .din_offset = 0x0630, + .pinmux_offset = 0x0760, + .type1_start = 280, + .type1_end = 280, + .port_shf = 4, + .port_mask = 0x1f, + .port_align = 4, + .eint_offsets = { + .name = "mt7623_eint", + .stat = 0x000, + .ack = 0x040, + .mask = 0x080, + .mask_set = 0x0c0, + .mask_clr = 0x100, + .sens = 0x140, + .sens_set = 0x180, + .sens_clr = 0x1c0, + .soft = 0x200, + .soft_set = 0x240, + .soft_clr = 0x280, + .pol = 0x300, + .pol_set = 0x340, + .pol_clr = 0x380, + .dom_en = 0x400, + .dbnc_ctrl = 0x500, + .dbnc_set = 0x600, + .dbnc_clr = 0x700, + .port_mask = 6, + .ports = 6, + }, + .ap_num = 169, + .db_cnt = 16, +}; + +static int mt7623_pinctrl_probe(struct platform_device *pdev) +{ + return mtk_pctrl_init(pdev, &mt7623_pinctrl_data, NULL); +} + +static const struct of_device_id mt7623_pctrl_match[] = { + { .compatible = "mediatek,mt7623-pinctrl", }, + {} +}; +MODULE_DEVICE_TABLE(of, mt7623_pctrl_match); + +static struct platform_driver mtk_pinctrl_driver = { + .probe = mt7623_pinctrl_probe, + .driver = { + .name = "mediatek-mt7623-pinctrl", + .owner = THIS_MODULE, + .of_match_table = mt7623_pctrl_match, + }, +}; + +static int __init mtk_pinctrl_init(void) +{ + return platform_driver_register(&mtk_pinctrl_driver); +} + +arch_initcall(mtk_pinctrl_init); diff --git a/drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h b/drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h new file mode 100644 index 0000000..3472a76 --- /dev/null +++ b/drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h @@ -0,0 +1,1936 @@ +/* + * Copyright (c) 2016 John Crispin <blogic@openwrt.org> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#ifndef __PINCTRL_MTK_MT7623_H +#define __PINCTRL_MTK_MT7623_H + +#include <linux/pinctrl/pinctrl.h> +#include "pinctrl-mtk-common.h" + +static const struct mtk_desc_pin mtk_pins_mt7623[] = { + MTK_PIN( + PINCTRL_PIN(0, "PWRAP_SPI0_MI"), + "J20", "mt7623", + MTK_EINT_FUNCTION(0, 148), + MTK_FUNCTION(0, "GPIO0"), + MTK_FUNCTION(1, "PWRAP_SPIDO"), + MTK_FUNCTION(2, "PWRAP_SPIDI") + ), + MTK_PIN( + PINCTRL_PIN(1, "PWRAP_SPI0_MO"), + "D10", "mt7623", + MTK_EINT_FUNCTION(0, 149), + MTK_FUNCTION(0, "GPIO1"), + MTK_FUNCTION(1, "PWRAP_SPIDI"), + MTK_FUNCTION(2, "PWRAP_SPIDO") + ), + MTK_PIN( + PINCTRL_PIN(2, "PWRAP_INT"), + "E11", "mt7623", + MTK_EINT_FUNCTION(0, 150), + MTK_FUNCTION(0, "GPIO2"), + MTK_FUNCTION(1, "PWRAP_INT") + ), + MTK_PIN( + PINCTRL_PIN(3, "PWRAP_SPI0_CK"), + "H12", "mt7623", + MTK_EINT_FUNCTION(0, 151), + MTK_FUNCTION(0, "GPIO3"), + MTK_FUNCTION(1, "PWRAP_SPICK_I") + ), + MTK_PIN( + PINCTRL_PIN(4, "PWRAP_SPI0_CSN"), + "E12", "mt7623", + MTK_EINT_FUNCTION(0, 152), + MTK_FUNCTION(0, "GPIO4"), + MTK_FUNCTION(1, "PWRAP_SPICS_B_I") + ), + MTK_PIN( + PINCTRL_PIN(5, "PWRAP_SPI0_CK2"), + "H11", "mt7623", + MTK_EINT_FUNCTION(0, 155), + MTK_FUNCTION(0, "GPIO5"), + MTK_FUNCTION(1, "PWRAP_SPICK2_I") + ), + MTK_PIN( + PINCTRL_PIN(6, "PWRAP_SPI0_CSN2"), + "G11", "mt7623", + MTK_EINT_FUNCTION(0, 156), + MTK_FUNCTION(0, "GPIO6"), + MTK_FUNCTION(1, "PWRAP_SPICS2_B_I") + ), + MTK_PIN( + PINCTRL_PIN(7, "SPI1_CSN"), + "G19", "mt7623", + MTK_EINT_FUNCTION(0, 153), + MTK_FUNCTION(0, "GPIO7"), + MTK_FUNCTION(1, "SPI1_CS") + ), + MTK_PIN( + PINCTRL_PIN(8, "SPI1_MI"), + "F19", "mt7623", + MTK_EINT_FUNCTION(0, 154), + MTK_FUNCTION(0, "GPIO8"), + MTK_FUNCTION(1, "SPI1_MI"), + MTK_FUNCTION(2, "SPI1_MO") + ), + MTK_PIN( + PINCTRL_PIN(9, "SPI1_MO"), + "G20", "mt7623", + MTK_EINT_FUNCTION(0, 157), + MTK_FUNCTION(0, "GPIO9"), + MTK_FUNCTION(1, "SPI1_MO"), + MTK_FUNCTION(2, "SPI1_MI") + ), + MTK_PIN( + PINCTRL_PIN(10, "RTC32K_CK"), + "A13", "mt7623", + MTK_EINT_FUNCTION(0, 158), + MTK_FUNCTION(0, "GPIO10"), + MTK_FUNCTION(1, "RTC32K_CK") + ), + MTK_PIN( + PINCTRL_PIN(11, "WATCHDOG"), + "D14", "mt7623", + MTK_EINT_FUNCTION(0, 159), + MTK_FUNCTION(0, "GPIO11"), + MTK_FUNCTION(1, "WATCHDOG") + ), + MTK_PIN( + PINCTRL_PIN(12, "SRCLKENA"), + "C13", "mt7623", + MTK_EINT_FUNCTION(0, 169), + MTK_FUNCTION(0, "GPIO12"), + MTK_FUNCTION(1, "SRCLKENA") + ), + MTK_PIN( + PINCTRL_PIN(13, "SRCLKENAI"), + "B13", "mt7623", + MTK_EINT_FUNCTION(0, 161), + MTK_FUNCTION(0, "GPIO13"), + MTK_FUNCTION(1, "SRCLKENAI") + ), + MTK_PIN( + PINCTRL_PIN(14, "GPIO14"), + "E18", "mt7623", + MTK_EINT_FUNCTION(0, 162), + MTK_FUNCTION(0, "GPIO14"), + MTK_FUNCTION(1, "URXD2"), + MTK_FUNCTION(2, "UTXD2") + ), + MTK_PIN( + PINCTRL_PIN(15, "GPIO15"), + "E17", "mt7623", + MTK_EINT_FUNCTION(0, 163), + MTK_FUNCTION(0, "GPIO15"), + MTK_FUNCTION(1, "UTXD2"), + MTK_FUNCTION(2, "URXD2") + ), + MTK_PIN( + PINCTRL_PIN(16, "GPIO16"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO16") + ), + MTK_PIN( + PINCTRL_PIN(17, "GPIO17"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO17") + ), + MTK_PIN( + PINCTRL_PIN(18, "PCM_CLK"), + "C19", "mt7623", + MTK_EINT_FUNCTION(0, 166), + MTK_FUNCTION(0, "GPIO18"), + MTK_FUNCTION(1, "PCM_CLK0"), + MTK_FUNCTION(6, "AP_PCM_CLKO") + ), + MTK_PIN( + PINCTRL_PIN(19, "PCM_SYNC"), + "D19", "mt7623", + MTK_EINT_FUNCTION(0, 167), + MTK_FUNCTION(0, "GPIO19"), + MTK_FUNCTION(1, "PCM_SYNC"), + MTK_FUNCTION(6, "AP_PCM_SYNC") + ), + MTK_PIN( + PINCTRL_PIN(20, "PCM_RX"), + "D18", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO20"), + MTK_FUNCTION(1, "PCM_RX"), + MTK_FUNCTION(4, "PCM_TX"), + MTK_FUNCTION(6, "AP_PCM_RX") + ), + MTK_PIN( + PINCTRL_PIN(21, "PCM_TX"), + "C18", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO21"), + MTK_FUNCTION(1, "PCM_TX"), + MTK_FUNCTION(4, "PCM_RX"), + MTK_FUNCTION(6, "AP_PCM_TX") + ), + MTK_PIN( + PINCTRL_PIN(22, "EINT0"), + "H15", "mt7623", + MTK_EINT_FUNCTION(0, 0), + MTK_FUNCTION(0, "GPIO22"), + MTK_FUNCTION(1, "UCTS0"), + MTK_FUNCTION(2, "PCIE0_PERST_N") + ), + MTK_PIN( + PINCTRL_PIN(23, "EINT1"), + "J16", "mt7623", + MTK_EINT_FUNCTION(0, 1), + MTK_FUNCTION(0, "GPIO23"), + MTK_FUNCTION(1, "URTS0"), + MTK_FUNCTION(2, "PCIE1_PERST_N") + ), + MTK_PIN( + PINCTRL_PIN(24, "EINT2"), + "H16", "mt7623", + MTK_EINT_FUNCTION(0, 2), + MTK_FUNCTION(0, "GPIO24"), + MTK_FUNCTION(1, "UCTS1"), + MTK_FUNCTION(2, "PCIE2_PERST_N") + ), + MTK_PIN( + PINCTRL_PIN(25, "EINT3"), + "K15", "mt7623", + MTK_EINT_FUNCTION(0, 3), + MTK_FUNCTION(0, "GPIO25"), + MTK_FUNCTION(1, "URTS1") + ), + MTK_PIN( + PINCTRL_PIN(26, "EINT4"), + "G15", "mt7623", + MTK_EINT_FUNCTION(0, 4), + MTK_FUNCTION(0, "GPIO26"), + MTK_FUNCTION(1, "UCTS3"), + MTK_FUNCTION(6, "PCIE2_WAKE_N") + ), + MTK_PIN( + PINCTRL_PIN(27, "EINT5"), + "F15", "mt7623", + MTK_EINT_FUNCTION(0, 5), + MTK_FUNCTION(0, "GPIO27"), + MTK_FUNCTION(1, "URTS3"), + MTK_FUNCTION(6, "PCIE1_WAKE_N") + ), + MTK_PIN( + PINCTRL_PIN(28, "EINT6"), + "J15", "mt7623", + MTK_EINT_FUNCTION(0, 6), + MTK_FUNCTION(0, "GPIO28"), + MTK_FUNCTION(1, "DRV_VBUS"), + MTK_FUNCTION(6, "PCIE0_WAKE_N") + ), + MTK_PIN( + PINCTRL_PIN(29, "EINT7"), + "E15", "mt7623", + MTK_EINT_FUNCTION(0, 7), + MTK_FUNCTION(0, "GPIO29"), + MTK_FUNCTION(1, "IDDIG"), + MTK_FUNCTION(2, "MSDC1_WP"), + MTK_FUNCTION(6, "PCIE2_PERST_N") + ), + MTK_PIN( + PINCTRL_PIN(30, "GPIO30"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO30") + ), + MTK_PIN( + PINCTRL_PIN(31, "GPIO31"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO31") + ), + MTK_PIN( + PINCTRL_PIN(32, "GPIO32"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO32") + ), + MTK_PIN( + PINCTRL_PIN(33, "I2S1_DATA"), + "Y18", "mt7623", + MTK_EINT_FUNCTION(0, 15), + MTK_FUNCTION(0, "GPIO33"), + MTK_FUNCTION(1, "I2S1_DATA"), + MTK_FUNCTION(3, "PCM_TX"), + MTK_FUNCTION(6, "AP_PCM_TX") + ), + MTK_PIN( + PINCTRL_PIN(34, "I2S1_DATA_IN"), + "Y17", "mt7623", + MTK_EINT_FUNCTION(0, 16), + MTK_FUNCTION(0, "GPIO34"), + MTK_FUNCTION(1, "I2S1_DATA_IN"), + MTK_FUNCTION(3, "PCM_RX"), + MTK_FUNCTION(6, "AP_PCM_RX") + ), + MTK_PIN( + PINCTRL_PIN(35, "I2S1_BCK"), + "V17", "mt7623", + MTK_EINT_FUNCTION(0, 17), + MTK_FUNCTION(0, "GPIO35"), + MTK_FUNCTION(1, "I2S1_BCK"), + MTK_FUNCTION(3, "PCM_CLK0"), + MTK_FUNCTION(6, "AP_PCM_CLKO") + ), + MTK_PIN( + PINCTRL_PIN(36, "I2S1_LRCK"), + "W17", "mt7623", + MTK_EINT_FUNCTION(0, 18), + MTK_FUNCTION(0, "GPIO36"), + MTK_FUNCTION(1, "I2S1_LRCK"), + MTK_FUNCTION(3, "PCM_SYNC"), + MTK_FUNCTION(6, "AP_PCM_SYNC") + ), + MTK_PIN( + PINCTRL_PIN(37, "I2S1_MCLK"), + "AA18", "mt7623", + MTK_EINT_FUNCTION(0, 19), + MTK_FUNCTION(0, "GPIO37"), + MTK_FUNCTION(1, "I2S1_MCLK") + ), + MTK_PIN( + PINCTRL_PIN(38, "GPIO38"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO38") + ), + MTK_PIN( + PINCTRL_PIN(39, "JTMS"), + "G21", "mt7623", + MTK_EINT_FUNCTION(0, 21), + MTK_FUNCTION(0, "GPIO39"), + MTK_FUNCTION(1, "JTMS") + ), + MTK_PIN( + PINCTRL_PIN(40, "GPIO40"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO40") + ), + MTK_PIN( + PINCTRL_PIN(41, "JTDI"), + "H22", "mt7623", + MTK_EINT_FUNCTION(0, 23), + MTK_FUNCTION(0, "GPIO41"), + MTK_FUNCTION(1, "JTDI") + ), + MTK_PIN( + PINCTRL_PIN(42, "JTDO"), + "H21", "mt7623", + MTK_EINT_FUNCTION(0, 24), + MTK_FUNCTION(0, "GPIO42"), + MTK_FUNCTION(1, "JTDO") + ), + MTK_PIN( + PINCTRL_PIN(43, "NCLE"), + "C7", "mt7623", + MTK_EINT_FUNCTION(0, 25), + MTK_FUNCTION(0, "GPIO43"), + MTK_FUNCTION(1, "NCLE"), + MTK_FUNCTION(2, "EXT_XCS2") + ), + MTK_PIN( + PINCTRL_PIN(44, "NCEB1"), + "C6", "mt7623", + MTK_EINT_FUNCTION(0, 26), + MTK_FUNCTION(0, "GPIO44"), + MTK_FUNCTION(1, "NCEB1"), + MTK_FUNCTION(2, "IDDIG") + ), + MTK_PIN( + PINCTRL_PIN(45, "NCEB0"), + "D7", "mt7623", + MTK_EINT_FUNCTION(0, 27), + MTK_FUNCTION(0, "GPIO45"), + MTK_FUNCTION(1, "NCEB0"), + MTK_FUNCTION(2, "DRV_VBUS") + ), + MTK_PIN( + PINCTRL_PIN(46, "IR"), + "D15", "mt7623", + MTK_EINT_FUNCTION(0, 28), + MTK_FUNCTION(0, "GPIO46"), + MTK_FUNCTION(1, "IR") + ), + MTK_PIN( + PINCTRL_PIN(47, "NREB"), + "A6", "mt7623", + MTK_EINT_FUNCTION(0, 29), + MTK_FUNCTION(0, "GPIO47"), + MTK_FUNCTION(1, "NREB") + ), + MTK_PIN( + PINCTRL_PIN(48, "NRNB"), + "B6", "mt7623", + MTK_EINT_FUNCTION(0, 30), + MTK_FUNCTION(0, "GPIO48"), + MTK_FUNCTION(1, "NRNB") + ), + MTK_PIN( + PINCTRL_PIN(49, "I2S0_DATA"), + "AB18", "mt7623", + MTK_EINT_FUNCTION(0, 31), + MTK_FUNCTION(0, "GPIO49"), + MTK_FUNCTION(1, "I2S0_DATA"), + MTK_FUNCTION(3, "PCM_TX"), + MTK_FUNCTION(6, "AP_I2S_DO") + ), + MTK_PIN( + PINCTRL_PIN(50, "GPIO50"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO50") + ), + MTK_PIN( + PINCTRL_PIN(51, "GPIO51"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO51") + ), + MTK_PIN( + PINCTRL_PIN(52, "GPIO52"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO52") + ), + MTK_PIN( + PINCTRL_PIN(53, "SPI0_CSN"), + "E7", "mt7623", + MTK_EINT_FUNCTION(0, 35), + MTK_FUNCTION(0, "GPIO53"), + MTK_FUNCTION(1, "SPI0_CS"), + MTK_FUNCTION(5, "PWM1") + ), + MTK_PIN( + PINCTRL_PIN(54, "SPI0_CK"), + "F7", "mt7623", + MTK_EINT_FUNCTION(0, 36), + MTK_FUNCTION(0, "GPIO54"), + MTK_FUNCTION(1, "SPI0_CK") + ), + MTK_PIN( + PINCTRL_PIN(55, "SPI0_MI"), + "E6", "mt7623", + MTK_EINT_FUNCTION(0, 37), + MTK_FUNCTION(0, "GPIO55"), + MTK_FUNCTION(1, "SPI0_MI"), + MTK_FUNCTION(2, "SPI0_MO"), + MTK_FUNCTION(3, "MSDC1_WP"), + MTK_FUNCTION(5, "PWM2") + ), + MTK_PIN( + PINCTRL_PIN(56, "SPI0_MO"), + "G7", "mt7623", + MTK_EINT_FUNCTION(0, 38), + MTK_FUNCTION(0, "GPIO56"), + MTK_FUNCTION(1, "SPI0_MO"), + MTK_FUNCTION(2, "SPI0_MI") + ), + MTK_PIN( + PINCTRL_PIN(57, "GPIO57"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO57") + ), + MTK_PIN( + PINCTRL_PIN(58, "GPIO58"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO58") + ), + MTK_PIN( + PINCTRL_PIN(59, "GPIO59"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO59") + ), + MTK_PIN( + PINCTRL_PIN(60, "WB_RSTB"), + "Y21", "mt7623", + MTK_EINT_FUNCTION(0, 41), + MTK_FUNCTION(0, "GPIO60"), + MTK_FUNCTION(1, "WB_RSTB") + ), + MTK_PIN( + PINCTRL_PIN(61, "GPIO61"), + "AA21", "mt7623", + MTK_EINT_FUNCTION(0, 42), + MTK_FUNCTION(0, "GPIO61"), + MTK_FUNCTION(1, "TEST_FD") + ), + MTK_PIN( + PINCTRL_PIN(62, "GPIO62"), + "AB22", "mt7623", + MTK_EINT_FUNCTION(0, 43), + MTK_FUNCTION(0, "GPIO62"), + MTK_FUNCTION(1, "TEST_FC") + ), + MTK_PIN( + PINCTRL_PIN(63, "WB_SCLK"), + "AC23", "mt7623", + MTK_EINT_FUNCTION(0, 44), + MTK_FUNCTION(0, "GPIO63"), + MTK_FUNCTION(1, "WB_SCLK") + ), + MTK_PIN( + PINCTRL_PIN(64, "WB_SDATA"), + "AB21", "mt7623", + MTK_EINT_FUNCTION(0, 45), + MTK_FUNCTION(0, "GPIO64"), + MTK_FUNCTION(1, "WB_SDATA") + ), + MTK_PIN( + PINCTRL_PIN(65, "WB_SEN"), + "AB24", "mt7623", + MTK_EINT_FUNCTION(0, 46), + MTK_FUNCTION(0, "GPIO65"), + MTK_FUNCTION(1, "WB_SEN") + ), + MTK_PIN( + PINCTRL_PIN(66, "WB_CRTL0"), + "AB20", "mt7623", + MTK_EINT_FUNCTION(0, 47), + MTK_FUNCTION(0, "GPIO66"), + MTK_FUNCTION(1, "WB_CRTL0") + ), + MTK_PIN( + PINCTRL_PIN(67, "WB_CRTL1"), + "AC20", "mt7623", + MTK_EINT_FUNCTION(0, 48), + MTK_FUNCTION(0, "GPIO67"), + MTK_FUNCTION(1, "WB_CRTL1") + ), + MTK_PIN( + PINCTRL_PIN(68, "WB_CRTL2"), + "AB19", "mt7623", + MTK_EINT_FUNCTION(0, 49), + MTK_FUNCTION(0, "GPIO68"), + MTK_FUNCTION(1, "WB_CRTL2") + ), + MTK_PIN( + PINCTRL_PIN(69, "WB_CRTL3"), + "AC19", "mt7623", + MTK_EINT_FUNCTION(0, 50), + MTK_FUNCTION(0, "GPIO69"), + MTK_FUNCTION(1, "WB_CRTL3") + ), + MTK_PIN( + PINCTRL_PIN(70, "WB_CRTL4"), + "AD19", "mt7623", + MTK_EINT_FUNCTION(0, 51), + MTK_FUNCTION(0, "GPIO70"), + MTK_FUNCTION(1, "WB_CRTL4") + ), + MTK_PIN( + PINCTRL_PIN(71, "WB_CRTL5"), + "AE19", "mt7623", + MTK_EINT_FUNCTION(0, 52), + MTK_FUNCTION(0, "GPIO71"), + MTK_FUNCTION(1, "WB_CRTL5") + ), + MTK_PIN( + PINCTRL_PIN(72, "I2S0_DATA_IN"), + "AA20", "mt7623", + MTK_EINT_FUNCTION(0, 53), + MTK_FUNCTION(0, "GPIO72"), + MTK_FUNCTION(1, "I2S0_DATA_IN"), + MTK_FUNCTION(3, "PCM_RX"), + MTK_FUNCTION(4, "PWM0"), + MTK_FUNCTION(5, "DISP_PWM"), + MTK_FUNCTION(6, "AP_I2S_DI") + ), + MTK_PIN( + PINCTRL_PIN(73, "I2S0_LRCK"), + "Y20", "mt7623", + MTK_EINT_FUNCTION(0, 54), + MTK_FUNCTION(0, "GPIO73"), + MTK_FUNCTION(1, "I2S0_LRCK"), + MTK_FUNCTION(3, "PCM_SYNC"), + MTK_FUNCTION(6, "AP_I2S_LRCK") + ), + MTK_PIN( + PINCTRL_PIN(74, "I2S0_BCK"), + "Y19", "mt7623", + MTK_EINT_FUNCTION(0, 55), + MTK_FUNCTION(0, "GPIO74"), + MTK_FUNCTION(1, "I2S0_BCK"), + MTK_FUNCTION(3, "PCM_CLK0"), + MTK_FUNCTION(6, "AP_I2S_BCK") + ), + MTK_PIN( + PINCTRL_PIN(75, "SDA0"), + "K19", "mt7623", + MTK_EINT_FUNCTION(0, 56), + MTK_FUNCTION(0, "GPIO75"), + MTK_FUNCTION(1, "SDA0") + ), + MTK_PIN( + PINCTRL_PIN(76, "SCL0"), + "K20", "mt7623", + MTK_EINT_FUNCTION(0, 57), + MTK_FUNCTION(0, "GPIO76"), + MTK_FUNCTION(1, "SCL0") + ), + MTK_PIN( + PINCTRL_PIN(77, "GPIO77"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO77") + ), + MTK_PIN( + PINCTRL_PIN(78, "GPIO78"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO78") + ), + MTK_PIN( + PINCTRL_PIN(79, "GPIO79"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO79") + ), + MTK_PIN( + PINCTRL_PIN(80, "GPIO80"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO80") + ), + MTK_PIN( + PINCTRL_PIN(81, "GPIO81"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO81") + ), + MTK_PIN( + PINCTRL_PIN(82, "GPIO82"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO82") + ), + MTK_PIN( + PINCTRL_PIN(83, "LCM_RST"), + "V16", "mt7623", + MTK_EINT_FUNCTION(0, 64), + MTK_FUNCTION(0, "GPIO83"), + MTK_FUNCTION(1, "LCM_RST") + ), + MTK_PIN( + PINCTRL_PIN(84, "DSI_TE"), + "V14", "mt7623", + MTK_EINT_FUNCTION(0, 65), + MTK_FUNCTION(0, "GPIO84"), + MTK_FUNCTION(1, "DSI_TE") + ), + MTK_PIN( + PINCTRL_PIN(85, "GPIO85"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO85") + ), + MTK_PIN( + PINCTRL_PIN(86, "GPIO86"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO86") + ), + MTK_PIN( + PINCTRL_PIN(87, "GPIO87"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO87") + ), + MTK_PIN( + PINCTRL_PIN(88, "GPIO88"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO88") + ), + MTK_PIN( + PINCTRL_PIN(89, "GPIO89"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO89") + ), + MTK_PIN( + PINCTRL_PIN(90, "GPIO90"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO90") + ), + MTK_PIN( + PINCTRL_PIN(91, "GPIO91"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO91") + ), + MTK_PIN( + PINCTRL_PIN(92, "GPIO92"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO92") + ), + MTK_PIN( + PINCTRL_PIN(93, "GPIO93"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO93") + ), + MTK_PIN( + PINCTRL_PIN(94, "GPIO94"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO94") + ), + MTK_PIN( + PINCTRL_PIN(95, "MIPI_TCN"), + "AB14", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO95"), + MTK_FUNCTION(1, "TCN") + ), + MTK_PIN( + PINCTRL_PIN(96, "MIPI_TCP"), + "AC14", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO96"), + MTK_FUNCTION(1, "TCP") + ), + MTK_PIN( + PINCTRL_PIN(97, "MIPI_TDN1"), + "AE15", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO97"), + MTK_FUNCTION(1, "TDN1") + ), + MTK_PIN( + PINCTRL_PIN(98, "MIPI_TDP1"), + "AD15", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO98"), + MTK_FUNCTION(1, "TDP1") + ), + MTK_PIN( + PINCTRL_PIN(99, "MIPI_TDN0"), + "AB15", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO99"), + MTK_FUNCTION(1, "TDN0") + ), + MTK_PIN( + PINCTRL_PIN(100, "MIPI_TDP0"), + "AC15", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO100"), + MTK_FUNCTION(1, "TDP0") + ), + MTK_PIN( + PINCTRL_PIN(101, "GPIO101"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO101") + ), + MTK_PIN( + PINCTRL_PIN(102, "GPIO102"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO102") + ), + MTK_PIN( + PINCTRL_PIN(103, "GPIO103"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO103") + ), + MTK_PIN( + PINCTRL_PIN(104, "GPIO104"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO104") + ), + MTK_PIN( + PINCTRL_PIN(105, "MSDC1_CMD"), + "AD2", "mt7623", + MTK_EINT_FUNCTION(0, 78), + MTK_FUNCTION(0, "GPIO105"), + MTK_FUNCTION(1, "MSDC1_CMD"), + MTK_FUNCTION(3, "SDA1"), + MTK_FUNCTION(6, "I2SOUT_BCK") + ), + MTK_PIN( + PINCTRL_PIN(106, "MSDC1_CLK"), + "AD3", "mt7623", + MTK_EINT_FUNCTION(0, 79), + MTK_FUNCTION(0, "GPIO106"), + MTK_FUNCTION(1, "MSDC1_CLK"), + MTK_FUNCTION(3, "SCL1"), + MTK_FUNCTION(6, "I2SOUT_LRCK") + ), + MTK_PIN( + PINCTRL_PIN(107, "MSDC1_DAT0"), + "AE2", "mt7623", + MTK_EINT_FUNCTION(0, 80), + MTK_FUNCTION(0, "GPIO107"), + MTK_FUNCTION(1, "MSDC1_DAT0"), + MTK_FUNCTION(5, "UTXD0"), + MTK_FUNCTION(6, "I2SOUT_DATA_OUT") + ), + MTK_PIN( + PINCTRL_PIN(108, "MSDC1_DAT1"), + "AC1", "mt7623", + MTK_EINT_FUNCTION(0, 81), + MTK_FUNCTION(0, "GPIO108"), + MTK_FUNCTION(1, "MSDC1_DAT1"), + MTK_FUNCTION(3, "PWM0"), + MTK_FUNCTION(5, "URXD0"), + MTK_FUNCTION(6, "PWM1") + ), + MTK_PIN( + PINCTRL_PIN(109, "MSDC1_DAT2"), + "AC3", "mt7623", + MTK_EINT_FUNCTION(0, 82), + MTK_FUNCTION(0, "GPIO109"), + MTK_FUNCTION(1, "MSDC1_DAT2"), + MTK_FUNCTION(3, "SDA2"), + MTK_FUNCTION(5, "UTXD1"), + MTK_FUNCTION(6, "PWM2") + ), + MTK_PIN( + PINCTRL_PIN(110, "MSDC1_DAT3"), + "AC4", "mt7623", + MTK_EINT_FUNCTION(0, 83), + MTK_FUNCTION(0, "GPIO110"), + MTK_FUNCTION(1, "MSDC1_DAT3"), + MTK_FUNCTION(3, "SCL2"), + MTK_FUNCTION(5, "URXD1"), + MTK_FUNCTION(6, "PWM3") + ), + MTK_PIN( + PINCTRL_PIN(111, "MSDC0_DAT7"), + "A2", "mt7623", + MTK_EINT_FUNCTION(0, 84), + MTK_FUNCTION(0, "GPIO111"), + MTK_FUNCTION(1, "MSDC0_DAT7"), + MTK_FUNCTION(4, "NLD7") + ), + MTK_PIN( + PINCTRL_PIN(112, "MSDC0_DAT6"), + "B3", "mt7623", + MTK_EINT_FUNCTION(0, 85), + MTK_FUNCTION(0, "GPIO112"), + MTK_FUNCTION(1, "MSDC0_DAT6"), + MTK_FUNCTION(4, "NLD6") + ), + MTK_PIN( + PINCTRL_PIN(113, "MSDC0_DAT5"), + "C4", "mt7623", + MTK_EINT_FUNCTION(0, 86), + MTK_FUNCTION(0, "GPIO113"), + MTK_FUNCTION(1, "MSDC0_DAT5"), + MTK_FUNCTION(4, "NLD5") + ), + MTK_PIN( + PINCTRL_PIN(114, "MSDC0_DAT4"), + "A4", "mt7623", + MTK_EINT_FUNCTION(0, 87), + MTK_FUNCTION(0, "GPIO114"), + MTK_FUNCTION(1, "MSDC0_DAT4"), + MTK_FUNCTION(4, "NLD4") + ), + MTK_PIN( + PINCTRL_PIN(115, "MSDC0_RSTB"), + "C5", "mt7623", + MTK_EINT_FUNCTION(0, 88), + MTK_FUNCTION(0, "GPIO115"), + MTK_FUNCTION(1, "MSDC0_RSTB"), + MTK_FUNCTION(4, "NLD8") + ), + MTK_PIN( + PINCTRL_PIN(116, "MSDC0_CMD"), + "D5", "mt7623", + MTK_EINT_FUNCTION(0, 89), + MTK_FUNCTION(0, "GPIO116"), + MTK_FUNCTION(1, "MSDC0_CMD"), + MTK_FUNCTION(4, "NALE") + ), + MTK_PIN( + PINCTRL_PIN(117, "MSDC0_CLK"), + "B1", "mt7623", + MTK_EINT_FUNCTION(0, 90), + MTK_FUNCTION(0, "GPIO117"), + MTK_FUNCTION(1, "MSDC0_CLK"), + MTK_FUNCTION(4, "NWEB") + ), + MTK_PIN( + PINCTRL_PIN(118, "MSDC0_DAT3"), + "D6", "mt7623", + MTK_EINT_FUNCTION(0, 91), + MTK_FUNCTION(0, "GPIO118"), + MTK_FUNCTION(1, "MSDC0_DAT3"), + MTK_FUNCTION(4, "NLD3") + ), + MTK_PIN( + PINCTRL_PIN(119, "MSDC0_DAT2"), + "B2", "mt7623", + MTK_EINT_FUNCTION(0, 92), + MTK_FUNCTION(0, "GPIO119"), + MTK_FUNCTION(1, "MSDC0_DAT2"), + MTK_FUNCTION(4, "NLD2") + ), + MTK_PIN( + PINCTRL_PIN(120, "MSDC0_DAT1"), + "A3", "mt7623", + MTK_EINT_FUNCTION(0, 93), + MTK_FUNCTION(0, "GPIO120"), + MTK_FUNCTION(1, "MSDC0_DAT1"), + MTK_FUNCTION(4, "NLD1") + ), + MTK_PIN( + PINCTRL_PIN(121, "MSDC0_DAT0"), + "B4", "mt7623", + MTK_EINT_FUNCTION(0, 94), + MTK_FUNCTION(0, "GPIO121"), + MTK_FUNCTION(1, "MSDC0_DAT0"), + MTK_FUNCTION(4, "NLD0"), + MTK_FUNCTION(5, "WATCHDOG") + ), + MTK_PIN( + PINCTRL_PIN(122, "GPIO122"), + "H17", "mt7623", + MTK_EINT_FUNCTION(0, 95), + MTK_FUNCTION(0, "GPIO122"), + MTK_FUNCTION(1, "TEST"), + MTK_FUNCTION(4, "SDA2"), + MTK_FUNCTION(5, "URXD0") + ), + MTK_PIN( + PINCTRL_PIN(123, "GPIO123"), + "F17", "mt7623", + MTK_EINT_FUNCTION(0, 96), + MTK_FUNCTION(0, "GPIO123"), + MTK_FUNCTION(1, "TEST"), + MTK_FUNCTION(4, "SCL2"), + MTK_FUNCTION(5, "UTXD0") + ), + MTK_PIN( + PINCTRL_PIN(124, "GPIO124"), + "H18", "mt7623", + MTK_EINT_FUNCTION(0, 97), + MTK_FUNCTION(0, "GPIO124"), + MTK_FUNCTION(1, "TEST"), + MTK_FUNCTION(4, "SDA1"), + MTK_FUNCTION(5, "PWM3") + ), + MTK_PIN( + PINCTRL_PIN(125, "GPIO125"), + "G17", "mt7623", + MTK_EINT_FUNCTION(0, 98), + MTK_FUNCTION(0, "GPIO125"), + MTK_FUNCTION(1, "TEST"), + MTK_FUNCTION(4, "SCL1"), + MTK_FUNCTION(5, "PWM4") + ), + MTK_PIN( + PINCTRL_PIN(126, "I2S0_MCLK"), + "AA19", "mt7623", + MTK_EINT_FUNCTION(0, 99), + MTK_FUNCTION(0, "GPIO126"), + MTK_FUNCTION(1, "I2S0_MCLK"), + MTK_FUNCTION(6, "AP_I2S_MCLK") + ), + MTK_PIN( + PINCTRL_PIN(127, "GPIO127"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO127") + ), + MTK_PIN( + PINCTRL_PIN(128, "GPIO128"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO128") + ), + MTK_PIN( + PINCTRL_PIN(129, "GPIO129"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO129") + ), + MTK_PIN( + PINCTRL_PIN(130, "GPIO130"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO130") + ), + MTK_PIN( + PINCTRL_PIN(131, "GPIO131"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO131") + ), + MTK_PIN( + PINCTRL_PIN(132, "GPIO132"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO132") + ), + MTK_PIN( + PINCTRL_PIN(133, "GPIO133"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO133") + ), + MTK_PIN( + PINCTRL_PIN(134, "GPIO134"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO134") + ), + MTK_PIN( + PINCTRL_PIN(135, "GPIO135"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO135") + ), + MTK_PIN( + PINCTRL_PIN(136, "GPIO136"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO136") + ), + MTK_PIN( + PINCTRL_PIN(137, "GPIO137"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO137") + ), + MTK_PIN( + PINCTRL_PIN(138, "GPIO138"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO138") + ), + MTK_PIN( + PINCTRL_PIN(139, "GPIO139"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO139") + ), + MTK_PIN( + PINCTRL_PIN(140, "GPIO140"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO140") + ), + MTK_PIN( + PINCTRL_PIN(141, "GPIO141"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO141") + ), + MTK_PIN( + PINCTRL_PIN(142, "GPIO142"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO142") + ), + MTK_PIN( + PINCTRL_PIN(143, "GPIO143"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO143") + ), + MTK_PIN( + PINCTRL_PIN(144, "GPIO144"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO144") + ), + MTK_PIN( + PINCTRL_PIN(145, "GPIO145"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO145") + ), + MTK_PIN( + PINCTRL_PIN(146, "GPIO146"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO146") + ), + MTK_PIN( + PINCTRL_PIN(147, "GPIO147"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO147") + ), + MTK_PIN( + PINCTRL_PIN(148, "GPIO148"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO148") + ), + MTK_PIN( + PINCTRL_PIN(149, "GPIO149"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO149") + ), + MTK_PIN( + PINCTRL_PIN(150, "GPIO150"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO150") + ), + MTK_PIN( + PINCTRL_PIN(151, "GPIO151"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO151") + ), + MTK_PIN( + PINCTRL_PIN(152, "GPIO152"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO152") + ), + MTK_PIN( + PINCTRL_PIN(153, "GPIO153"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO153") + ), + MTK_PIN( + PINCTRL_PIN(154, "GPIO154"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO154") + ), + MTK_PIN( + PINCTRL_PIN(155, "GPIO155"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO155") + ), + MTK_PIN( + PINCTRL_PIN(156, "GPIO156"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO156") + ), + MTK_PIN( + PINCTRL_PIN(157, "GPIO157"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO157") + ), + MTK_PIN( + PINCTRL_PIN(158, "GPIO158"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO158") + ), + MTK_PIN( + PINCTRL_PIN(159, "GPIO159"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO159") + ), + MTK_PIN( + PINCTRL_PIN(160, "GPIO160"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO160") + ), + MTK_PIN( + PINCTRL_PIN(161, "GPIO161"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO161") + ), + MTK_PIN( + PINCTRL_PIN(162, "GPIO162"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO162") + ), + MTK_PIN( + PINCTRL_PIN(163, "GPIO163"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO163") + ), + MTK_PIN( + PINCTRL_PIN(164, "GPIO164"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO164") + ), + MTK_PIN( + PINCTRL_PIN(165, "GPIO165"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO165") + ), + MTK_PIN( + PINCTRL_PIN(166, "GPIO166"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO166") + ), + MTK_PIN( + PINCTRL_PIN(167, "GPIO167"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO167") + ), + MTK_PIN( + PINCTRL_PIN(168, "GPIO168"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO168") + ), + MTK_PIN( + PINCTRL_PIN(169, "GPIO169"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO169") + ), + MTK_PIN( + PINCTRL_PIN(170, "GPIO170"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO170") + ), + MTK_PIN( + PINCTRL_PIN(171, "GPIO171"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO171") + ), + MTK_PIN( + PINCTRL_PIN(172, "GPIO172"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO172") + ), + MTK_PIN( + PINCTRL_PIN(173, "GPIO173"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO173") + ), + MTK_PIN( + PINCTRL_PIN(174, "GPIO174"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO174") + ), + MTK_PIN( + PINCTRL_PIN(175, "GPIO175"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO175") + ), + MTK_PIN( + PINCTRL_PIN(176, "GPIO176"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO176") + ), + MTK_PIN( + PINCTRL_PIN(177, "GPIO177"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO177") + ), + MTK_PIN( + PINCTRL_PIN(178, "GPIO178"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO178") + ), + MTK_PIN( + PINCTRL_PIN(179, "GPIO179"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO179") + ), + MTK_PIN( + PINCTRL_PIN(180, "GPIO180"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO180") + ), + MTK_PIN( + PINCTRL_PIN(181, "GPIO181"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO181") + ), + MTK_PIN( + PINCTRL_PIN(182, "GPIO182"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO182") + ), + MTK_PIN( + PINCTRL_PIN(183, "GPIO183"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO183") + ), + MTK_PIN( + PINCTRL_PIN(184, "GPIO184"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO184") + ), + MTK_PIN( + PINCTRL_PIN(185, "GPIO185"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO185") + ), + MTK_PIN( + PINCTRL_PIN(186, "GPIO186"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO186") + ), + MTK_PIN( + PINCTRL_PIN(187, "GPIO187"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO187") + ), + MTK_PIN( + PINCTRL_PIN(188, "GPIO188"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO188") + ), + MTK_PIN( + PINCTRL_PIN(189, "GPIO189"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO189") + ), + MTK_PIN( + PINCTRL_PIN(190, "GPIO190"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO190") + ), + MTK_PIN( + PINCTRL_PIN(191, "GPIO191"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO191") + ), + MTK_PIN( + PINCTRL_PIN(192, "GPIO192"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO192") + ), + MTK_PIN( + PINCTRL_PIN(193, "GPIO193"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO193") + ), + MTK_PIN( + PINCTRL_PIN(194, "GPIO194"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO194") + ), + MTK_PIN( + PINCTRL_PIN(195, "GPIO195"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO195") + ), + MTK_PIN( + PINCTRL_PIN(196, "GPIO196"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO196") + ), + MTK_PIN( + PINCTRL_PIN(197, "GPIO197"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO197") + ), + MTK_PIN( + PINCTRL_PIN(198, "GPIO198"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO198") + ), + MTK_PIN( + PINCTRL_PIN(199, "SPI1_CK"), + "E19", "mt7623", + MTK_EINT_FUNCTION(0, 111), + MTK_FUNCTION(0, "GPIO199"), + MTK_FUNCTION(1, "SPI1_CK") + ), + MTK_PIN( + PINCTRL_PIN(200, "URXD2"), + "K18", "mt7623", + MTK_EINT_FUNCTION(0, 112), + MTK_FUNCTION(0, "GPIO200"), + MTK_FUNCTION(6, "URXD2") + ), + MTK_PIN( + PINCTRL_PIN(201, "UTXD2"), + "L18", "mt7623", + MTK_EINT_FUNCTION(0, 113), + MTK_FUNCTION(0, "GPIO201"), + MTK_FUNCTION(6, "UTXD2") + ), + MTK_PIN( + PINCTRL_PIN(202, "GPIO202"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO202") + ), + MTK_PIN( + PINCTRL_PIN(203, "PWM0"), + "AA16", "mt7623", + MTK_EINT_FUNCTION(0, 115), + MTK_FUNCTION(0, "GPIO203"), + MTK_FUNCTION(1, "PWM0"), + MTK_FUNCTION(2, "DISP_PWM") + ), + MTK_PIN( + PINCTRL_PIN(204, "PWM1"), + "Y16", "mt7623", + MTK_EINT_FUNCTION(0, 116), + MTK_FUNCTION(0, "GPIO204"), + MTK_FUNCTION(1, "PWM1") + ), + MTK_PIN( + PINCTRL_PIN(205, "PWM2"), + "AA15", "mt7623", + MTK_EINT_FUNCTION(0, 117), + MTK_FUNCTION(0, "GPIO205"), + MTK_FUNCTION(1, "PWM2") + ), + MTK_PIN( + PINCTRL_PIN(206, "PWM3"), + "AA17", "mt7623", + MTK_EINT_FUNCTION(0, 118), + MTK_FUNCTION(0, "GPIO206"), + MTK_FUNCTION(1, "PWM3") + ), + MTK_PIN( + PINCTRL_PIN(207, "PWM4"), + "Y15", "mt7623", + MTK_EINT_FUNCTION(0, 119), + MTK_FUNCTION(0, "GPIO207"), + MTK_FUNCTION(1, "PWM4") + ), + MTK_PIN( + PINCTRL_PIN(208, "AUD_EXT_CK1"), + "W14", "mt7623", + MTK_EINT_FUNCTION(0, 120), + MTK_FUNCTION(0, "GPIO208"), + MTK_FUNCTION(1, "AUD_EXT_CK1"), + MTK_FUNCTION(2, "PWM0"), + MTK_FUNCTION(3, "PCIE0_PERST_N"), + MTK_FUNCTION(5, "DISP_PWM") + ), + MTK_PIN( + PINCTRL_PIN(209, "AUD_EXT_CK2"), + "V15", "mt7623", + MTK_EINT_FUNCTION(0, 121), + MTK_FUNCTION(0, "GPIO209"), + MTK_FUNCTION(1, "AUD_EXT_CK2"), + MTK_FUNCTION(2, "MSDC1_WP"), + MTK_FUNCTION(3, "PCIE1_PERST_N"), + MTK_FUNCTION(5, "PWM1") + ), + MTK_PIN( + PINCTRL_PIN(210, "GPIO210"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO210") + ), + MTK_PIN( + PINCTRL_PIN(211, "GPIO211"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO211") + ), + MTK_PIN( + PINCTRL_PIN(212, "GPIO212"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO212") + ), + MTK_PIN( + PINCTRL_PIN(213, "GPIO213"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO213") + ), + MTK_PIN( + PINCTRL_PIN(214, "GPIO214"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO214") + ), + MTK_PIN( + PINCTRL_PIN(215, "GPIO215"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO215") + ), + MTK_PIN( + PINCTRL_PIN(216, "GPIO216"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO216") + ), + MTK_PIN( + PINCTRL_PIN(217, "GPIO217"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO217") + ), + MTK_PIN( + PINCTRL_PIN(218, "GPIO218"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO218") + ), + MTK_PIN( + PINCTRL_PIN(219, "GPIO219"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO219") + ), + MTK_PIN( + PINCTRL_PIN(220, "GPIO220"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO220") + ), + MTK_PIN( + PINCTRL_PIN(221, "GPIO221"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO221") + ), + MTK_PIN( + PINCTRL_PIN(222, "GPIO222"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO222") + ), + MTK_PIN( + PINCTRL_PIN(223, "GPIO223"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO223") + ), + MTK_PIN( + PINCTRL_PIN(224, "GPIO224"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO224") + ), + MTK_PIN( + PINCTRL_PIN(225, "GPIO225"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO225") + ), + MTK_PIN( + PINCTRL_PIN(226, "GPIO226"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO226") + ), + MTK_PIN( + PINCTRL_PIN(227, "GPIO227"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO227") + ), + MTK_PIN( + PINCTRL_PIN(228, "GPIO228"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO228") + ), + MTK_PIN( + PINCTRL_PIN(229, "GPIO229"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO229") + ), + MTK_PIN( + PINCTRL_PIN(230, "GPIO230"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO230") + ), + MTK_PIN( + PINCTRL_PIN(231, "GPIO231"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO231") + ), + MTK_PIN( + PINCTRL_PIN(232, "GPIO232"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO232") + ), + MTK_PIN( + PINCTRL_PIN(233, "GPIO233"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO233") + ), + MTK_PIN( + PINCTRL_PIN(234, "GPIO234"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO234") + ), + MTK_PIN( + PINCTRL_PIN(235, "GPIO235"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO235") + ), + MTK_PIN( + PINCTRL_PIN(236, "EXT_SDIO3"), + "A8", "mt7623", + MTK_EINT_FUNCTION(0, 122), + MTK_FUNCTION(0, "GPIO236"), + MTK_FUNCTION(1, "EXT_SDIO3"), + MTK_FUNCTION(2, "IDDIG") + ), + MTK_PIN( + PINCTRL_PIN(237, "EXT_SDIO2"), + "D8", "mt7623", + MTK_EINT_FUNCTION(0, 123), + MTK_FUNCTION(0, "GPIO237"), + MTK_FUNCTION(1, "EXT_SDIO2"), + MTK_FUNCTION(2, "DRV_VBUS") + ), + MTK_PIN( + PINCTRL_PIN(238, "EXT_SDIO1"), + "D9", "mt7623", + MTK_EINT_FUNCTION(0, 124), + MTK_FUNCTION(0, "GPIO238"), + MTK_FUNCTION(1, "EXT_SDIO1") + ), + MTK_PIN( + PINCTRL_PIN(239, "EXT_SDIO0"), + "B8", "mt7623", + MTK_EINT_FUNCTION(0, 125), + MTK_FUNCTION(0, "GPIO239"), + MTK_FUNCTION(1, "EXT_SDIO0") + ), + MTK_PIN( + PINCTRL_PIN(240, "EXT_XCS"), + "C9", "mt7623", + MTK_EINT_FUNCTION(0, 126), + MTK_FUNCTION(0, "GPIO240"), + MTK_FUNCTION(1, "EXT_XCS") + ), + MTK_PIN( + PINCTRL_PIN(241, "EXT_SCK"), + "C8", "mt7623", + MTK_EINT_FUNCTION(0, 127), + MTK_FUNCTION(0, "GPIO241"), + MTK_FUNCTION(1, "EXT_SCK") + ), + MTK_PIN( + PINCTRL_PIN(242, "URTS2"), + "G18", "mt7623", + MTK_EINT_FUNCTION(0, 128), + MTK_FUNCTION(0, "GPIO242"), + MTK_FUNCTION(1, "URTS2"), + MTK_FUNCTION(2, "UTXD3"), + MTK_FUNCTION(3, "URXD3"), + MTK_FUNCTION(4, "SCL1") + ), + MTK_PIN( + PINCTRL_PIN(243, "UCTS2"), + "H19", "mt7623", + MTK_EINT_FUNCTION(0, 129), + MTK_FUNCTION(0, "GPIO243"), + MTK_FUNCTION(1, "UCTS2"), + MTK_FUNCTION(2, "URXD3"), + MTK_FUNCTION(3, "UTXD3"), + MTK_FUNCTION(4, "SDA1") + ), + MTK_PIN( + PINCTRL_PIN(244, "GPIO244"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO244") + ), + MTK_PIN( + PINCTRL_PIN(245, "GPIO245"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO245") + ), + MTK_PIN( + PINCTRL_PIN(246, "GPIO246"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO246") + ), + MTK_PIN( + PINCTRL_PIN(247, "GPIO247"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO247") + ), + MTK_PIN( + PINCTRL_PIN(248, "GPIO248"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO248") + ), + MTK_PIN( + PINCTRL_PIN(249, "GPIO249"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO249") + ), + MTK_PIN( + PINCTRL_PIN(250, "GPIO250"), + "A15", "mt7623", + MTK_EINT_FUNCTION(0, 135), + MTK_FUNCTION(0, "GPIO250"), + MTK_FUNCTION(1, "TEST_MD7"), + MTK_FUNCTION(6, "PCIE0_CLKREQ_N") + ), + MTK_PIN( + PINCTRL_PIN(251, "GPIO251"), + "B15", "mt7623", + MTK_EINT_FUNCTION(0, 136), + MTK_FUNCTION(0, "GPIO251"), + MTK_FUNCTION(1, "TEST_MD6"), + MTK_FUNCTION(6, "PCIE0_WAKE_N") + ), + MTK_PIN( + PINCTRL_PIN(252, "GPIO252"), + "C16", "mt7623", + MTK_EINT_FUNCTION(0, 137), + MTK_FUNCTION(0, "GPIO252"), + MTK_FUNCTION(1, "TEST_MD5"), + MTK_FUNCTION(6, "PCIE1_CLKREQ_N") + ), + MTK_PIN( + PINCTRL_PIN(253, "GPIO253"), + "D17", "mt7623", + MTK_EINT_FUNCTION(0, 138), + MTK_FUNCTION(0, "GPIO253"), + MTK_FUNCTION(1, "TEST_MD4"), + MTK_FUNCTION(6, "PCIE1_WAKE_N") + ), + MTK_PIN( + PINCTRL_PIN(254, "GPIO254"), + "D16", "mt7623", + MTK_EINT_FUNCTION(0, 139), + MTK_FUNCTION(0, "GPIO254"), + MTK_FUNCTION(1, "TEST_MD3"), + MTK_FUNCTION(6, "PCIE2_CLKREQ_N") + ), + MTK_PIN( + PINCTRL_PIN(255, "GPIO255"), + "C17", "mt7623", + MTK_EINT_FUNCTION(0, 140), + MTK_FUNCTION(0, "GPIO255"), + MTK_FUNCTION(1, "TEST_MD2"), + MTK_FUNCTION(6, "PCIE2_WAKE_N") + ), + MTK_PIN( + PINCTRL_PIN(256, "GPIO256"), + "B17", "mt7623", + MTK_EINT_FUNCTION(0, 141), + MTK_FUNCTION(0, "GPIO256"), + MTK_FUNCTION(1, "TEST_MD1") + ), + MTK_PIN( + PINCTRL_PIN(257, "GPIO257"), + "C15", "mt7623", + MTK_EINT_FUNCTION(0, 142), + MTK_FUNCTION(0, "GPIO257"), + MTK_FUNCTION(1, "TEST_MD0") + ), + MTK_PIN( + PINCTRL_PIN(258, "GPIO258"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO258") + ), + MTK_PIN( + PINCTRL_PIN(259, "GPIO259"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO259") + ), + MTK_PIN( + PINCTRL_PIN(260, "GPIO260"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO260") + ), + MTK_PIN( + PINCTRL_PIN(261, "MSDC1_INS"), + "AD1", "mt7623", + MTK_EINT_FUNCTION(0, 146), + MTK_FUNCTION(0, "GPIO261"), + MTK_FUNCTION(1, "MSDC1_INS") + ), + MTK_PIN( + PINCTRL_PIN(262, "G2_TXEN"), + "A23", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO262"), + MTK_FUNCTION(1, "G2_TXEN") + ), + MTK_PIN( + PINCTRL_PIN(263, "G2_TXD3"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO263"), + MTK_FUNCTION(1, "G2_TXD3") + ), + MTK_PIN( + PINCTRL_PIN(264, "G2_TXD2"), + "C24", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO264"), + MTK_FUNCTION(1, "G2_TXD2") + ), + MTK_PIN( + PINCTRL_PIN(265, "G2_TXD1"), + "B25", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO265"), + MTK_FUNCTION(1, "G2_TXD1") + ), + MTK_PIN( + PINCTRL_PIN(266, "G2_TXD0"), + "A24", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO266"), + MTK_FUNCTION(1, "G2_TXD0") + ), + MTK_PIN( + PINCTRL_PIN(267, "G2_TXCLK"), + "C23", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO267"), + MTK_FUNCTION(1, "G2_TXC") + ), + MTK_PIN( + PINCTRL_PIN(268, "G2_RXCLK"), + "B23", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO268"), + MTK_FUNCTION(1, "G2_RXC") + ), + MTK_PIN( + PINCTRL_PIN(269, "G2_RXD0"), + "D21", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO269"), + MTK_FUNCTION(1, "G2_RXD0") + ), + MTK_PIN( + PINCTRL_PIN(270, "G2_RXD1"), + "B22", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO270"), + MTK_FUNCTION(1, "G2_RXD1") + ), + MTK_PIN( + PINCTRL_PIN(271, "G2_RXD2"), + "A22", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO271"), + MTK_FUNCTION(1, "G2_RXD2") + ), + MTK_PIN( + PINCTRL_PIN(272, "G2_RXD3"), + "C22", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO272"), + MTK_FUNCTION(1, "G2_RXD3") + ), + MTK_PIN( + PINCTRL_PIN(273, "GPIO273"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO273") + ), + MTK_PIN( + PINCTRL_PIN(274, "G2_RXDV"), + "C21", "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO274"), + MTK_FUNCTION(1, "G2_RXDV") + ), + MTK_PIN( + PINCTRL_PIN(275, "G2_MDC"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO275"), + MTK_FUNCTION(1, "MDC") + ), + MTK_PIN( + PINCTRL_PIN(276, "G2_MDIO"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO276"), + MTK_FUNCTION(1, "MDIO") + ), + MTK_PIN( + PINCTRL_PIN(277, "GPIO277"), + NULL, "mt7623", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO277") + ), + MTK_PIN( + PINCTRL_PIN(278, "JTAG_RESET"), + "H20", "mt7623", + MTK_EINT_FUNCTION(0, 147), + MTK_FUNCTION(0, "GPIO278"), + MTK_FUNCTION(1, "JTAG_RESET") + ), +}; + +#endif /* __PINCTRL_MTK_MT7623_H */ diff --git a/include/dt-bindings/pinctrl/mt7623-pinfunc.h b/include/dt-bindings/pinctrl/mt7623-pinfunc.h new file mode 100644 index 0000000..d8a0f2e --- /dev/null +++ b/include/dt-bindings/pinctrl/mt7623-pinfunc.h @@ -0,0 +1,520 @@ +#ifndef __DTS_MT7623_PINFUNC_H +#define __DTS_MT7623_PINFUNC_H + +#include <dt-bindings/pinctrl/mt65xx.h> + +#define MT7623_PIN_0_PWRAP_SPI0_MI_FUNC_GPIO0 (MTK_PIN_NO(0) | 0) +#define MT7623_PIN_0_PWRAP_SPI0_MI_FUNC_PWRAP_SPIDO (MTK_PIN_NO(0) | 1) +#define MT7623_PIN_0_PWRAP_SPI0_MI_FUNC_PWRAP_SPIDI (MTK_PIN_NO(0) | 2) + +#define MT7623_PIN_1_PWRAP_SPI0_MO_FUNC_GPIO1 (MTK_PIN_NO(1) | 0) +#define MT7623_PIN_1_PWRAP_SPI0_MO_FUNC_PWRAP_SPIDI (MTK_PIN_NO(1) | 1) +#define MT7623_PIN_1_PWRAP_SPI0_MO_FUNC_PWRAP_SPIDO (MTK_PIN_NO(1) | 2) + +#define MT7623_PIN_2_PWRAP_INT_FUNC_GPIO2 (MTK_PIN_NO(2) | 0) +#define MT7623_PIN_2_PWRAP_INT_FUNC_PWRAP_INT (MTK_PIN_NO(2) | 1) + +#define MT7623_PIN_3_PWRAP_SPI0_CK_FUNC_GPIO3 (MTK_PIN_NO(3) | 0) +#define MT7623_PIN_3_PWRAP_SPI0_CK_FUNC_PWRAP_SPICK_I (MTK_PIN_NO(3) | 1) + +#define MT7623_PIN_4_PWRAP_SPI0_CSN_FUNC_GPIO4 (MTK_PIN_NO(4) | 0) +#define MT7623_PIN_4_PWRAP_SPI0_CSN_FUNC_PWRAP_SPICS_B_I (MTK_PIN_NO(4) | 1) + +#define MT7623_PIN_5_PWRAP_SPI0_CK2_FUNC_GPIO5 (MTK_PIN_NO(5) | 0) +#define MT7623_PIN_5_PWRAP_SPI0_CK2_FUNC_PWRAP_SPICK2_I (MTK_PIN_NO(5) | 1) + +#define MT7623_PIN_6_PWRAP_SPI0_CSN2_FUNC_GPIO6 (MTK_PIN_NO(6) | 0) +#define MT7623_PIN_6_PWRAP_SPI0_CSN2_FUNC_PWRAP_SPICS2_B_I (MTK_PIN_NO(6) | 1) + +#define MT7623_PIN_7_SPI1_CSN_FUNC_GPIO7 (MTK_PIN_NO(7) | 0) +#define MT7623_PIN_7_SPI1_CSN_FUNC_SPI1_CS (MTK_PIN_NO(7) | 1) + +#define MT7623_PIN_8_SPI1_MI_FUNC_GPIO8 (MTK_PIN_NO(8) | 0) +#define MT7623_PIN_8_SPI1_MI_FUNC_SPI1_MI (MTK_PIN_NO(8) | 1) +#define MT7623_PIN_8_SPI1_MI_FUNC_SPI1_MO (MTK_PIN_NO(8) | 2) + +#define MT7623_PIN_9_SPI1_MO_FUNC_GPIO9 (MTK_PIN_NO(9) | 0) +#define MT7623_PIN_9_SPI1_MO_FUNC_SPI1_MO (MTK_PIN_NO(9) | 1) +#define MT7623_PIN_9_SPI1_MO_FUNC_SPI1_MI (MTK_PIN_NO(9) | 2) + +#define MT7623_PIN_10_RTC32K_CK_FUNC_GPIO10 (MTK_PIN_NO(10) | 0) +#define MT7623_PIN_10_RTC32K_CK_FUNC_RTC32K_CK (MTK_PIN_NO(10) | 1) + +#define MT7623_PIN_11_WATCHDOG_FUNC_GPIO11 (MTK_PIN_NO(11) | 0) +#define MT7623_PIN_11_WATCHDOG_FUNC_WATCHDOG (MTK_PIN_NO(11) | 1) + +#define MT7623_PIN_12_SRCLKENA_FUNC_GPIO12 (MTK_PIN_NO(12) | 0) +#define MT7623_PIN_12_SRCLKENA_FUNC_SRCLKENA (MTK_PIN_NO(12) | 1) + +#define MT7623_PIN_13_SRCLKENAI_FUNC_GPIO13 (MTK_PIN_NO(13) | 0) +#define MT7623_PIN_13_SRCLKENAI_FUNC_SRCLKENAI (MTK_PIN_NO(13) | 1) + +#define MT7623_PIN_14_GPIO14_FUNC_GPIO14 (MTK_PIN_NO(14) | 0) +#define MT7623_PIN_14_GPIO14_FUNC_URXD2 (MTK_PIN_NO(14) | 1) +#define MT7623_PIN_14_GPIO14_FUNC_UTXD2 (MTK_PIN_NO(14) | 2) + +#define MT7623_PIN_15_GPIO15_FUNC_GPIO15 (MTK_PIN_NO(15) | 0) +#define MT7623_PIN_15_GPIO15_FUNC_UTXD2 (MTK_PIN_NO(15) | 1) +#define MT7623_PIN_15_GPIO15_FUNC_URXD2 (MTK_PIN_NO(15) | 2) + +#define MT7623_PIN_18_PCM_CLK_FUNC_GPIO18 (MTK_PIN_NO(18) | 0) +#define MT7623_PIN_18_PCM_CLK_FUNC_PCM_CLK0 (MTK_PIN_NO(18) | 1) +#define MT7623_PIN_18_PCM_CLK_FUNC_AP_PCM_CLKO (MTK_PIN_NO(18) | 6) + +#define MT7623_PIN_19_PCM_SYNC_FUNC_GPIO19 (MTK_PIN_NO(19) | 0) +#define MT7623_PIN_19_PCM_SYNC_FUNC_PCM_SYNC (MTK_PIN_NO(19) | 1) +#define MT7623_PIN_19_PCM_SYNC_FUNC_AP_PCM_SYNC (MTK_PIN_NO(19) | 6) + +#define MT7623_PIN_20_PCM_RX_FUNC_GPIO20 (MTK_PIN_NO(20) | 0) +#define MT7623_PIN_20_PCM_RX_FUNC_PCM_RX (MTK_PIN_NO(20) | 1) +#define MT7623_PIN_20_PCM_RX_FUNC_PCM_TX (MTK_PIN_NO(20) | 4) +#define MT7623_PIN_20_PCM_RX_FUNC_AP_PCM_RX (MTK_PIN_NO(20) | 6) + +#define MT7623_PIN_21_PCM_TX_FUNC_GPIO21 (MTK_PIN_NO(21) | 0) +#define MT7623_PIN_21_PCM_TX_FUNC_PCM_TX (MTK_PIN_NO(21) | 1) +#define MT7623_PIN_21_PCM_TX_FUNC_PCM_RX (MTK_PIN_NO(21) | 4) +#define MT7623_PIN_21_PCM_TX_FUNC_AP_PCM_TX (MTK_PIN_NO(21) | 6) + +#define MT7623_PIN_22_EINT0_FUNC_GPIO22 (MTK_PIN_NO(22) | 0) +#define MT7623_PIN_22_EINT0_FUNC_UCTS0 (MTK_PIN_NO(22) | 1) +#define MT7623_PIN_22_EINT0_FUNC_PCIE0_PERST_N (MTK_PIN_NO(22) | 2) + +#define MT7623_PIN_23_EINT1_FUNC_GPIO23 (MTK_PIN_NO(23) | 0) +#define MT7623_PIN_23_EINT1_FUNC_URTS0 (MTK_PIN_NO(23) | 1) +#define MT7623_PIN_23_EINT1_FUNC_PCIE1_PERST_N (MTK_PIN_NO(23) | 2) + +#define MT7623_PIN_24_EINT2_FUNC_GPIO24 (MTK_PIN_NO(24) | 0) +#define MT7623_PIN_24_EINT2_FUNC_UCTS1 (MTK_PIN_NO(24) | 1) +#define MT7623_PIN_24_EINT2_FUNC_PCIE2_PERST_N (MTK_PIN_NO(24) | 2) + +#define MT7623_PIN_25_EINT3_FUNC_GPIO25 (MTK_PIN_NO(25) | 0) +#define MT7623_PIN_25_EINT3_FUNC_URTS1 (MTK_PIN_NO(25) | 1) + +#define MT7623_PIN_26_EINT4_FUNC_GPIO26 (MTK_PIN_NO(26) | 0) +#define MT7623_PIN_26_EINT4_FUNC_UCTS3 (MTK_PIN_NO(26) | 1) +#define MT7623_PIN_26_EINT4_FUNC_PCIE2_WAKE_N (MTK_PIN_NO(26) | 6) + +#define MT7623_PIN_27_EINT5_FUNC_GPIO27 (MTK_PIN_NO(27) | 0) +#define MT7623_PIN_27_EINT5_FUNC_URTS3 (MTK_PIN_NO(27) | 1) +#define MT7623_PIN_27_EINT5_FUNC_PCIE1_WAKE_N (MTK_PIN_NO(27) | 6) + +#define MT7623_PIN_28_EINT6_FUNC_GPIO28 (MTK_PIN_NO(28) | 0) +#define MT7623_PIN_28_EINT6_FUNC_DRV_VBUS (MTK_PIN_NO(28) | 1) +#define MT7623_PIN_28_EINT6_FUNC_PCIE0_WAKE_N (MTK_PIN_NO(28) | 6) + +#define MT7623_PIN_29_EINT7_FUNC_GPIO29 (MTK_PIN_NO(29) | 0) +#define MT7623_PIN_29_EINT7_FUNC_IDDIG (MTK_PIN_NO(29) | 1) +#define MT7623_PIN_29_EINT7_FUNC_MSDC1_WP (MTK_PIN_NO(29) | 2) +#define MT7623_PIN_29_EINT7_FUNC_PCIE2_PERST_N (MTK_PIN_NO(29) | 6) + +#define MT7623_PIN_33_I2S1_DATA_FUNC_GPIO33 (MTK_PIN_NO(33) | 0) +#define MT7623_PIN_33_I2S1_DATA_FUNC_I2S1_DATA (MTK_PIN_NO(33) | 1) +#define MT7623_PIN_33_I2S1_DATA_FUNC_PCM_TX (MTK_PIN_NO(33) | 3) +#define MT7623_PIN_33_I2S1_DATA_FUNC_AP_PCM_TX (MTK_PIN_NO(33) | 6) + +#define MT7623_PIN_34_I2S1_DATA_IN_FUNC_GPIO34 (MTK_PIN_NO(34) | 0) +#define MT7623_PIN_34_I2S1_DATA_IN_FUNC_I2S1_DATA_IN (MTK_PIN_NO(34) | 1) +#define MT7623_PIN_34_I2S1_DATA_IN_FUNC_PCM_RX (MTK_PIN_NO(34) | 3) +#define MT7623_PIN_34_I2S1_DATA_IN_FUNC_AP_PCM_RX (MTK_PIN_NO(34) | 6) + +#define MT7623_PIN_35_I2S1_BCK_FUNC_GPIO35 (MTK_PIN_NO(35) | 0) +#define MT7623_PIN_35_I2S1_BCK_FUNC_I2S1_BCK (MTK_PIN_NO(35) | 1) +#define MT7623_PIN_35_I2S1_BCK_FUNC_PCM_CLK0 (MTK_PIN_NO(35) | 3) +#define MT7623_PIN_35_I2S1_BCK_FUNC_AP_PCM_CLKO (MTK_PIN_NO(35) | 6) + +#define MT7623_PIN_36_I2S1_LRCK_FUNC_GPIO36 (MTK_PIN_NO(36) | 0) +#define MT7623_PIN_36_I2S1_LRCK_FUNC_I2S1_LRCK (MTK_PIN_NO(36) | 1) +#define MT7623_PIN_36_I2S1_LRCK_FUNC_PCM_SYNC (MTK_PIN_NO(36) | 3) +#define MT7623_PIN_36_I2S1_LRCK_FUNC_AP_PCM_SYNC (MTK_PIN_NO(36) | 6) + +#define MT7623_PIN_37_I2S1_MCLK_FUNC_GPIO37 (MTK_PIN_NO(37) | 0) +#define MT7623_PIN_37_I2S1_MCLK_FUNC_I2S1_MCLK (MTK_PIN_NO(37) | 1) + +#define MT7623_PIN_39_JTMS_FUNC_GPIO39 (MTK_PIN_NO(39) | 0) +#define MT7623_PIN_39_JTMS_FUNC_JTMS (MTK_PIN_NO(39) | 1) + +#define MT7623_PIN_40_JTCK_FUNC_GPIO40 (MTK_PIN_NO(40) | 0) +#define MT7623_PIN_40_JTCK_FUNC_JTCK (MTK_PIN_NO(40) | 1) + +#define MT7623_PIN_41_JTDI_FUNC_GPIO41 (MTK_PIN_NO(41) | 0) +#define MT7623_PIN_41_JTDI_FUNC_JTDI (MTK_PIN_NO(41) | 1) + +#define MT7623_PIN_42_JTDO_FUNC_GPIO42 (MTK_PIN_NO(42) | 0) +#define MT7623_PIN_42_JTDO_FUNC_JTDO (MTK_PIN_NO(42) | 1) + +#define MT7623_PIN_43_NCLE_FUNC_GPIO43 (MTK_PIN_NO(43) | 0) +#define MT7623_PIN_43_NCLE_FUNC_NCLE (MTK_PIN_NO(43) | 1) +#define MT7623_PIN_43_NCLE_FUNC_EXT_XCS2 (MTK_PIN_NO(43) | 2) + +#define MT7623_PIN_44_NCEB1_FUNC_GPIO44 (MTK_PIN_NO(44) | 0) +#define MT7623_PIN_44_NCEB1_FUNC_NCEB1 (MTK_PIN_NO(44) | 1) +#define MT7623_PIN_44_NCEB1_FUNC_IDDIG (MTK_PIN_NO(44) | 2) + +#define MT7623_PIN_45_NCEB0_FUNC_GPIO45 (MTK_PIN_NO(45) | 0) +#define MT7623_PIN_45_NCEB0_FUNC_NCEB0 (MTK_PIN_NO(45) | 1) +#define MT7623_PIN_45_NCEB0_FUNC_DRV_VBUS (MTK_PIN_NO(45) | 2) + +#define MT7623_PIN_46_IR_FUNC_GPIO46 (MTK_PIN_NO(46) | 0) +#define MT7623_PIN_46_IR_FUNC_IR (MTK_PIN_NO(46) | 1) + +#define MT7623_PIN_47_NREB_FUNC_GPIO47 (MTK_PIN_NO(47) | 0) +#define MT7623_PIN_47_NREB_FUNC_NREB (MTK_PIN_NO(47) | 1) + +#define MT7623_PIN_48_NRNB_FUNC_GPIO48 (MTK_PIN_NO(48) | 0) +#define MT7623_PIN_48_NRNB_FUNC_NRNB (MTK_PIN_NO(48) | 1) + +#define MT7623_PIN_49_I2S0_DATA_FUNC_GPIO49 (MTK_PIN_NO(49) | 0) +#define MT7623_PIN_49_I2S0_DATA_FUNC_I2S0_DATA (MTK_PIN_NO(49) | 1) +#define MT7623_PIN_49_I2S0_DATA_FUNC_PCM_TX (MTK_PIN_NO(49) | 3) +#define MT7623_PIN_49_I2S0_DATA_FUNC_AP_I2S_DO (MTK_PIN_NO(49) | 6) + +#define MT7623_PIN_53_SPI0_CSN_FUNC_GPIO53 (MTK_PIN_NO(53) | 0) +#define MT7623_PIN_53_SPI0_CSN_FUNC_SPI0_CS (MTK_PIN_NO(53) | 1) +#define MT7623_PIN_53_SPI0_CSN_FUNC_PWM1 (MTK_PIN_NO(53) | 5) + +#define MT7623_PIN_54_SPI0_CK_FUNC_GPIO54 (MTK_PIN_NO(54) | 0) +#define MT7623_PIN_54_SPI0_CK_FUNC_SPI0_CK (MTK_PIN_NO(54) | 1) + +#define MT7623_PIN_55_SPI0_MI_FUNC_GPIO55 (MTK_PIN_NO(55) | 0) +#define MT7623_PIN_55_SPI0_MI_FUNC_SPI0_MI (MTK_PIN_NO(55) | 1) +#define MT7623_PIN_55_SPI0_MI_FUNC_SPI0_MO (MTK_PIN_NO(55) | 2) +#define MT7623_PIN_55_SPI0_MI_FUNC_MSDC1_WP (MTK_PIN_NO(55) | 3) +#define MT7623_PIN_55_SPI0_MI_FUNC_PWM2 (MTK_PIN_NO(55) | 5) + +#define MT7623_PIN_56_SPI0_MO_FUNC_GPIO56 (MTK_PIN_NO(56) | 0) +#define MT7623_PIN_56_SPI0_MO_FUNC_SPI0_MO (MTK_PIN_NO(56) | 1) +#define MT7623_PIN_56_SPI0_MO_FUNC_SPI0_MI (MTK_PIN_NO(56) | 2) + +#define MT7623_PIN_60_WB_RSTB_FUNC_GPIO60 (MTK_PIN_NO(60) | 0) +#define MT7623_PIN_60_WB_RSTB_FUNC_WB_RSTB (MTK_PIN_NO(60) | 1) + +#define MT7623_PIN_61_GPIO61_FUNC_GPIO61 (MTK_PIN_NO(61) | 0) +#define MT7623_PIN_61_GPIO61_FUNC_TEST_FD (MTK_PIN_NO(61) | 1) + +#define MT7623_PIN_62_GPIO62_FUNC_GPIO62 (MTK_PIN_NO(62) | 0) +#define MT7623_PIN_62_GPIO62_FUNC_TEST_FC (MTK_PIN_NO(62) | 1) + +#define MT7623_PIN_63_WB_SCLK_FUNC_GPIO63 (MTK_PIN_NO(63) | 0) +#define MT7623_PIN_63_WB_SCLK_FUNC_WB_SCLK (MTK_PIN_NO(63) | 1) + +#define MT7623_PIN_64_WB_SDATA_FUNC_GPIO64 (MTK_PIN_NO(64) | 0) +#define MT7623_PIN_64_WB_SDATA_FUNC_WB_SDATA (MTK_PIN_NO(64) | 1) + +#define MT7623_PIN_65_WB_SEN_FUNC_GPIO65 (MTK_PIN_NO(65) | 0) +#define MT7623_PIN_65_WB_SEN_FUNC_WB_SEN (MTK_PIN_NO(65) | 1) + +#define MT7623_PIN_66_WB_CRTL0_FUNC_GPIO66 (MTK_PIN_NO(66) | 0) +#define MT7623_PIN_66_WB_CRTL0_FUNC_WB_CRTL0 (MTK_PIN_NO(66) | 1) + +#define MT7623_PIN_67_WB_CRTL1_FUNC_GPIO67 (MTK_PIN_NO(67) | 0) +#define MT7623_PIN_67_WB_CRTL1_FUNC_WB_CRTL1 (MTK_PIN_NO(67) | 1) + +#define MT7623_PIN_68_WB_CRTL2_FUNC_GPIO68 (MTK_PIN_NO(68) | 0) +#define MT7623_PIN_68_WB_CRTL2_FUNC_WB_CRTL2 (MTK_PIN_NO(68) | 1) + +#define MT7623_PIN_69_WB_CRTL3_FUNC_GPIO69 (MTK_PIN_NO(69) | 0) +#define MT7623_PIN_69_WB_CRTL3_FUNC_WB_CRTL3 (MTK_PIN_NO(69) | 1) + +#define MT7623_PIN_70_WB_CRTL4_FUNC_GPIO70 (MTK_PIN_NO(70) | 0) +#define MT7623_PIN_70_WB_CRTL4_FUNC_WB_CRTL4 (MTK_PIN_NO(70) | 1) + +#define MT7623_PIN_71_WB_CRTL5_FUNC_GPIO71 (MTK_PIN_NO(71) | 0) +#define MT7623_PIN_71_WB_CRTL5_FUNC_WB_CRTL5 (MTK_PIN_NO(71) | 1) + +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_GPIO72 (MTK_PIN_NO(72) | 0) +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_I2S0_DATA_IN (MTK_PIN_NO(72) | 1) +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_PCM_RX (MTK_PIN_NO(72) | 3) +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_PWM0 (MTK_PIN_NO(72) | 4) +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_DISP_PWM (MTK_PIN_NO(72) | 5) +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_AP_I2S_DI (MTK_PIN_NO(72) | 6) + +#define MT7623_PIN_73_I2S0_LRCK_FUNC_GPIO73 (MTK_PIN_NO(73) | 0) +#define MT7623_PIN_73_I2S0_LRCK_FUNC_I2S0_LRCK (MTK_PIN_NO(73) | 1) +#define MT7623_PIN_73_I2S0_LRCK_FUNC_PCM_SYNC (MTK_PIN_NO(73) | 3) +#define MT7623_PIN_73_I2S0_LRCK_FUNC_AP_I2S_LRCK (MTK_PIN_NO(73) | 6) + +#define MT7623_PIN_74_I2S0_BCK_FUNC_GPIO74 (MTK_PIN_NO(74) | 0) +#define MT7623_PIN_74_I2S0_BCK_FUNC_I2S0_BCK (MTK_PIN_NO(74) | 1) +#define MT7623_PIN_74_I2S0_BCK_FUNC_PCM_CLK0 (MTK_PIN_NO(74) | 3) +#define MT7623_PIN_74_I2S0_BCK_FUNC_AP_I2S_BCK (MTK_PIN_NO(74) | 6) + +#define MT7623_PIN_75_SDA0_FUNC_GPIO75 (MTK_PIN_NO(75) | 0) +#define MT7623_PIN_75_SDA0_FUNC_SDA0 (MTK_PIN_NO(75) | 1) + +#define MT7623_PIN_76_SCL0_FUNC_GPIO76 (MTK_PIN_NO(76) | 0) +#define MT7623_PIN_76_SCL0_FUNC_SCL0 (MTK_PIN_NO(76) | 1) + +#define MT7623_PIN_83_LCM_RST_FUNC_GPIO83 (MTK_PIN_NO(83) | 0) +#define MT7623_PIN_83_LCM_RST_FUNC_LCM_RST (MTK_PIN_NO(83) | 1) + +#define MT7623_PIN_84_DSI_TE_FUNC_GPIO84 (MTK_PIN_NO(84) | 0) +#define MT7623_PIN_84_DSI_TE_FUNC_DSI_TE (MTK_PIN_NO(84) | 1) + +#define MT7623_PIN_95_MIPI_TCN_FUNC_GPIO95 (MTK_PIN_NO(95) | 0) +#define MT7623_PIN_95_MIPI_TCN_FUNC_TCN (MTK_PIN_NO(95) | 1) + +#define MT7623_PIN_96_MIPI_TCP_FUNC_GPIO96 (MTK_PIN_NO(96) | 0) +#define MT7623_PIN_96_MIPI_TCP_FUNC_TCP (MTK_PIN_NO(96) | 1) + +#define MT7623_PIN_97_MIPI_TDN1_FUNC_GPIO97 (MTK_PIN_NO(97) | 0) +#define MT7623_PIN_97_MIPI_TDN1_FUNC_TDN1 (MTK_PIN_NO(97) | 1) + +#define MT7623_PIN_98_MIPI_TDP1_FUNC_GPIO98 (MTK_PIN_NO(98) | 0) +#define MT7623_PIN_98_MIPI_TDP1_FUNC_TDP1 (MTK_PIN_NO(98) | 1) + +#define MT7623_PIN_99_MIPI_TDN0_FUNC_GPIO99 (MTK_PIN_NO(99) | 0) +#define MT7623_PIN_99_MIPI_TDN0_FUNC_TDN0 (MTK_PIN_NO(99) | 1) + +#define MT7623_PIN_100_MIPI_TDP0_FUNC_GPIO100 (MTK_PIN_NO(100) | 0) +#define MT7623_PIN_100_MIPI_TDP0_FUNC_TDP0 (MTK_PIN_NO(100) | 1) + +#define MT7623_PIN_105_MSDC1_CMD_FUNC_GPIO105 (MTK_PIN_NO(105) | 0) +#define MT7623_PIN_105_MSDC1_CMD_FUNC_MSDC1_CMD (MTK_PIN_NO(105) | 1) +#define MT7623_PIN_105_MSDC1_CMD_FUNC_SDA1 (MTK_PIN_NO(105) | 3) +#define MT7623_PIN_105_MSDC1_CMD_FUNC_I2SOUT_BCK (MTK_PIN_NO(105) | 6) + +#define MT7623_PIN_106_MSDC1_CLK_FUNC_GPIO106 (MTK_PIN_NO(106) | 0) +#define MT7623_PIN_106_MSDC1_CLK_FUNC_MSDC1_CLK (MTK_PIN_NO(106) | 1) +#define MT7623_PIN_106_MSDC1_CLK_FUNC_SCL1 (MTK_PIN_NO(106) | 3) +#define MT7623_PIN_106_MSDC1_CLK_FUNC_I2SOUT_LRCK (MTK_PIN_NO(106) | 6) + +#define MT7623_PIN_107_MSDC1_DAT0_FUNC_GPIO107 (MTK_PIN_NO(107) | 0) +#define MT7623_PIN_107_MSDC1_DAT0_FUNC_MSDC1_DAT0 (MTK_PIN_NO(107) | 1) +#define MT7623_PIN_107_MSDC1_DAT0_FUNC_UTXD0 (MTK_PIN_NO(107) | 5) +#define MT7623_PIN_107_MSDC1_DAT0_FUNC_I2SOUT_DATA_OUT (MTK_PIN_NO(107) | 6) + +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_GPIO108 (MTK_PIN_NO(108) | 0) +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_MSDC1_DAT1 (MTK_PIN_NO(108) | 1) +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_PWM0 (MTK_PIN_NO(108) | 3) +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_URXD0 (MTK_PIN_NO(108) | 5) +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_PWM1 (MTK_PIN_NO(108) | 6) + +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_GPIO109 (MTK_PIN_NO(109) | 0) +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_MSDC1_DAT2 (MTK_PIN_NO(109) | 1) +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_SDA2 (MTK_PIN_NO(109) | 3) +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_UTXD1 (MTK_PIN_NO(109) | 5) +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_PWM2 (MTK_PIN_NO(109) | 6) + +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_GPIO110 (MTK_PIN_NO(110) | 0) +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_MSDC1_DAT3 (MTK_PIN_NO(110) | 1) +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_SCL2 (MTK_PIN_NO(110) | 3) +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_URXD1 (MTK_PIN_NO(110) | 5) +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_PWM3 (MTK_PIN_NO(110) | 6) + +#define MT7623_PIN_111_MSDC0_DAT7_FUNC_GPIO111 (MTK_PIN_NO(111) | 0) +#define MT7623_PIN_111_MSDC0_DAT7_FUNC_MSDC0_DAT7 (MTK_PIN_NO(111) | 1) +#define MT7623_PIN_111_MSDC0_DAT7_FUNC_NLD7 (MTK_PIN_NO(111) | 4) + +#define MT7623_PIN_112_MSDC0_DAT6_FUNC_GPIO112 (MTK_PIN_NO(112) | 0) +#define MT7623_PIN_112_MSDC0_DAT6_FUNC_MSDC0_DAT6 (MTK_PIN_NO(112) | 1) +#define MT7623_PIN_112_MSDC0_DAT6_FUNC_NLD6 (MTK_PIN_NO(112) | 4) + +#define MT7623_PIN_113_MSDC0_DAT5_FUNC_GPIO113 (MTK_PIN_NO(113) | 0) +#define MT7623_PIN_113_MSDC0_DAT5_FUNC_MSDC0_DAT5 (MTK_PIN_NO(113) | 1) +#define MT7623_PIN_113_MSDC0_DAT5_FUNC_NLD5 (MTK_PIN_NO(113) | 4) + +#define MT7623_PIN_114_MSDC0_DAT4_FUNC_GPIO114 (MTK_PIN_NO(114) | 0) +#define MT7623_PIN_114_MSDC0_DAT4_FUNC_MSDC0_DAT4 (MTK_PIN_NO(114) | 1) +#define MT7623_PIN_114_MSDC0_DAT4_FUNC_NLD4 (MTK_PIN_NO(114) | 4) + +#define MT7623_PIN_115_MSDC0_RSTB_FUNC_GPIO115 (MTK_PIN_NO(115) | 0) +#define MT7623_PIN_115_MSDC0_RSTB_FUNC_MSDC0_RSTB (MTK_PIN_NO(115) | 1) +#define MT7623_PIN_115_MSDC0_RSTB_FUNC_NLD8 (MTK_PIN_NO(115) | 4) + +#define MT7623_PIN_116_MSDC0_CMD_FUNC_GPIO116 (MTK_PIN_NO(116) | 0) +#define MT7623_PIN_116_MSDC0_CMD_FUNC_MSDC0_CMD (MTK_PIN_NO(116) | 1) +#define MT7623_PIN_116_MSDC0_CMD_FUNC_NALE (MTK_PIN_NO(116) | 4) + +#define MT7623_PIN_117_MSDC0_CLK_FUNC_GPIO117 (MTK_PIN_NO(117) | 0) +#define MT7623_PIN_117_MSDC0_CLK_FUNC_MSDC0_CLK (MTK_PIN_NO(117) | 1) +#define MT7623_PIN_117_MSDC0_CLK_FUNC_NWEB (MTK_PIN_NO(117) | 4) + +#define MT7623_PIN_118_MSDC0_DAT3_FUNC_GPIO118 (MTK_PIN_NO(118) | 0) +#define MT7623_PIN_118_MSDC0_DAT3_FUNC_MSDC0_DAT3 (MTK_PIN_NO(118) | 1) +#define MT7623_PIN_118_MSDC0_DAT3_FUNC_NLD3 (MTK_PIN_NO(118) | 4) + +#define MT7623_PIN_119_MSDC0_DAT2_FUNC_GPIO119 (MTK_PIN_NO(119) | 0) +#define MT7623_PIN_119_MSDC0_DAT2_FUNC_MSDC0_DAT2 (MTK_PIN_NO(119) | 1) +#define MT7623_PIN_119_MSDC0_DAT2_FUNC_NLD2 (MTK_PIN_NO(119) | 4) + +#define MT7623_PIN_120_MSDC0_DAT1_FUNC_GPIO120 (MTK_PIN_NO(120) | 0) +#define MT7623_PIN_120_MSDC0_DAT1_FUNC_MSDC0_DAT1 (MTK_PIN_NO(120) | 1) +#define MT7623_PIN_120_MSDC0_DAT1_FUNC_NLD1 (MTK_PIN_NO(120) | 4) + +#define MT7623_PIN_121_MSDC0_DAT0_FUNC_GPIO121 (MTK_PIN_NO(121) | 0) +#define MT7623_PIN_121_MSDC0_DAT0_FUNC_MSDC0_DAT0 (MTK_PIN_NO(121) | 1) +#define MT7623_PIN_121_MSDC0_DAT0_FUNC_NLD0 (MTK_PIN_NO(121) | 4) +#define MT7623_PIN_121_MSDC0_DAT0_FUNC_WATCHDOG (MTK_PIN_NO(121) | 5) + +#define MT7623_PIN_122_GPIO122_FUNC_GPIO122 (MTK_PIN_NO(122) | 0) +#define MT7623_PIN_122_GPIO122_FUNC_TEST (MTK_PIN_NO(122) | 1) +#define MT7623_PIN_122_GPIO122_FUNC_SDA2 (MTK_PIN_NO(122) | 4) +#define MT7623_PIN_122_GPIO122_FUNC_URXD0 (MTK_PIN_NO(122) | 5) + +#define MT7623_PIN_123_GPIO123_FUNC_GPIO123 (MTK_PIN_NO(123) | 0) +#define MT7623_PIN_123_GPIO123_FUNC_TEST (MTK_PIN_NO(123) | 1) +#define MT7623_PIN_123_GPIO123_FUNC_SCL2 (MTK_PIN_NO(123) | 4) +#define MT7623_PIN_123_GPIO123_FUNC_UTXD0 (MTK_PIN_NO(123) | 5) + +#define MT7623_PIN_124_GPIO124_FUNC_GPIO124 (MTK_PIN_NO(124) | 0) +#define MT7623_PIN_124_GPIO124_FUNC_TEST (MTK_PIN_NO(124) | 1) +#define MT7623_PIN_124_GPIO124_FUNC_SDA1 (MTK_PIN_NO(124) | 4) +#define MT7623_PIN_124_GPIO124_FUNC_PWM3 (MTK_PIN_NO(124) | 5) + +#define MT7623_PIN_125_GPIO125_FUNC_GPIO125 (MTK_PIN_NO(125) | 0) +#define MT7623_PIN_125_GPIO125_FUNC_TEST (MTK_PIN_NO(125) | 1) +#define MT7623_PIN_125_GPIO125_FUNC_SCL1 (MTK_PIN_NO(125) | 4) +#define MT7623_PIN_125_GPIO125_FUNC_PWM4 (MTK_PIN_NO(125) | 5) + +#define MT7623_PIN_126_I2S0_MCLK_FUNC_GPIO126 (MTK_PIN_NO(126) | 0) +#define MT7623_PIN_126_I2S0_MCLK_FUNC_I2S0_MCLK (MTK_PIN_NO(126) | 1) +#define MT7623_PIN_126_I2S0_MCLK_FUNC_AP_I2S_MCLK (MTK_PIN_NO(126) | 6) + +#define MT7623_PIN_199_SPI1_CK_FUNC_GPIO199 (MTK_PIN_NO(199) | 0) +#define MT7623_PIN_199_SPI1_CK_FUNC_SPI1_CK (MTK_PIN_NO(199) | 1) + +#define MT7623_PIN_200_URXD2_FUNC_GPIO200 (MTK_PIN_NO(200) | 0) +#define MT7623_PIN_200_URXD2_FUNC_URXD2 (MTK_PIN_NO(200) | 6) + +#define MT7623_PIN_201_UTXD2_FUNC_GPIO201 (MTK_PIN_NO(201) | 0) +#define MT7623_PIN_201_UTXD2_FUNC_UTXD2 (MTK_PIN_NO(201) | 6) + +#define MT7623_PIN_203_PWM0_FUNC_GPIO203 (MTK_PIN_NO(203) | 0) +#define MT7623_PIN_203_PWM0_FUNC_PWM0 (MTK_PIN_NO(203) | 1) +#define MT7623_PIN_203_PWM0_FUNC_DISP_PWM (MTK_PIN_NO(203) | 2) + +#define MT7623_PIN_204_PWM1_FUNC_GPIO204 (MTK_PIN_NO(204) | 0) +#define MT7623_PIN_204_PWM1_FUNC_PWM1 (MTK_PIN_NO(204) | 1) + +#define MT7623_PIN_205_PWM2_FUNC_GPIO205 (MTK_PIN_NO(205) | 0) +#define MT7623_PIN_205_PWM2_FUNC_PWM2 (MTK_PIN_NO(205) | 1) + +#define MT7623_PIN_206_PWM3_FUNC_GPIO206 (MTK_PIN_NO(206) | 0) +#define MT7623_PIN_206_PWM3_FUNC_PWM3 (MTK_PIN_NO(206) | 1) + +#define MT7623_PIN_207_PWM4_FUNC_GPIO207 (MTK_PIN_NO(207) | 0) +#define MT7623_PIN_207_PWM4_FUNC_PWM4 (MTK_PIN_NO(207) | 1) + +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_GPIO208 (MTK_PIN_NO(208) | 0) +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_AUD_EXT_CK1 (MTK_PIN_NO(208) | 1) +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_PWM0 (MTK_PIN_NO(208) | 2) +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_PCIE0_PERST_N (MTK_PIN_NO(208) | 3) +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_DISP_PWM (MTK_PIN_NO(208) | 5) + +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_GPIO209 (MTK_PIN_NO(209) | 0) +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_AUD_EXT_CK2 (MTK_PIN_NO(209) | 1) +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_MSDC1_WP (MTK_PIN_NO(209) | 2) +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_PCIE1_PERST_N (MTK_PIN_NO(209) | 3) +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_PWM1 (MTK_PIN_NO(209) | 5) + +#define MT7623_PIN_236_EXT_SDIO3_FUNC_GPIO236 (MTK_PIN_NO(236) | 0) +#define MT7623_PIN_236_EXT_SDIO3_FUNC_EXT_SDIO3 (MTK_PIN_NO(236) | 1) +#define MT7623_PIN_236_EXT_SDIO3_FUNC_IDDIG (MTK_PIN_NO(236) | 2) + +#define MT7623_PIN_237_EXT_SDIO2_FUNC_GPIO237 (MTK_PIN_NO(237) | 0) +#define MT7623_PIN_237_EXT_SDIO2_FUNC_EXT_SDIO2 (MTK_PIN_NO(237) | 1) +#define MT7623_PIN_237_EXT_SDIO2_FUNC_DRV_VBUS (MTK_PIN_NO(237) | 2) + +#define MT7623_PIN_238_EXT_SDIO1_FUNC_GPIO238 (MTK_PIN_NO(238) | 0) +#define MT7623_PIN_238_EXT_SDIO1_FUNC_EXT_SDIO1 (MTK_PIN_NO(238) | 1) + +#define MT7623_PIN_239_EXT_SDIO0_FUNC_GPIO239 (MTK_PIN_NO(239) | 0) +#define MT7623_PIN_239_EXT_SDIO0_FUNC_EXT_SDIO0 (MTK_PIN_NO(239) | 1) + +#define MT7623_PIN_240_EXT_XCS_FUNC_GPIO240 (MTK_PIN_NO(240) | 0) +#define MT7623_PIN_240_EXT_XCS_FUNC_EXT_XCS (MTK_PIN_NO(240) | 1) + +#define MT7623_PIN_241_EXT_SCK_FUNC_GPIO241 (MTK_PIN_NO(241) | 0) +#define MT7623_PIN_241_EXT_SCK_FUNC_EXT_SCK (MTK_PIN_NO(241) | 1) + +#define MT7623_PIN_242_URTS2_FUNC_GPIO242 (MTK_PIN_NO(242) | 0) +#define MT7623_PIN_242_URTS2_FUNC_URTS2 (MTK_PIN_NO(242) | 1) +#define MT7623_PIN_242_URTS2_FUNC_UTXD3 (MTK_PIN_NO(242) | 2) +#define MT7623_PIN_242_URTS2_FUNC_URXD3 (MTK_PIN_NO(242) | 3) +#define MT7623_PIN_242_URTS2_FUNC_SCL1 (MTK_PIN_NO(242) | 4) + +#define MT7623_PIN_243_UCTS2_FUNC_GPIO243 (MTK_PIN_NO(243) | 0) +#define MT7623_PIN_243_UCTS2_FUNC_UCTS2 (MTK_PIN_NO(243) | 1) +#define MT7623_PIN_243_UCTS2_FUNC_URXD3 (MTK_PIN_NO(243) | 2) +#define MT7623_PIN_243_UCTS2_FUNC_UTXD3 (MTK_PIN_NO(243) | 3) +#define MT7623_PIN_243_UCTS2_FUNC_SDA1 (MTK_PIN_NO(243) | 4) + +#define MT7623_PIN_250_GPIO250_FUNC_GPIO250 (MTK_PIN_NO(250) | 0) +#define MT7623_PIN_250_GPIO250_FUNC_TEST_MD7 (MTK_PIN_NO(250) | 1) +#define MT7623_PIN_250_GPIO250_FUNC_PCIE0_CLKREQ_N (MTK_PIN_NO(250) | 6) + +#define MT7623_PIN_251_GPIO251_FUNC_GPIO251 (MTK_PIN_NO(251) | 0) +#define MT7623_PIN_251_GPIO251_FUNC_TEST_MD6 (MTK_PIN_NO(251) | 1) +#define MT7623_PIN_251_GPIO251_FUNC_PCIE0_WAKE_N (MTK_PIN_NO(251) | 6) + +#define MT7623_PIN_252_GPIO252_FUNC_GPIO252 (MTK_PIN_NO(252) | 0) +#define MT7623_PIN_252_GPIO252_FUNC_TEST_MD5 (MTK_PIN_NO(252) | 1) +#define MT7623_PIN_252_GPIO252_FUNC_PCIE1_CLKREQ_N (MTK_PIN_NO(252) | 6) + +#define MT7623_PIN_253_GPIO253_FUNC_GPIO253 (MTK_PIN_NO(253) | 0) +#define MT7623_PIN_253_GPIO253_FUNC_TEST_MD4 (MTK_PIN_NO(253) | 1) +#define MT7623_PIN_253_GPIO253_FUNC_PCIE1_WAKE_N (MTK_PIN_NO(253) | 6) + +#define MT7623_PIN_254_GPIO254_FUNC_GPIO254 (MTK_PIN_NO(254) | 0) +#define MT7623_PIN_254_GPIO254_FUNC_TEST_MD3 (MTK_PIN_NO(254) | 1) +#define MT7623_PIN_254_GPIO254_FUNC_PCIE2_CLKREQ_N (MTK_PIN_NO(254) | 6) + +#define MT7623_PIN_255_GPIO255_FUNC_GPIO255 (MTK_PIN_NO(255) | 0) +#define MT7623_PIN_255_GPIO255_FUNC_TEST_MD2 (MTK_PIN_NO(255) | 1) +#define MT7623_PIN_255_GPIO255_FUNC_PCIE2_WAKE_N (MTK_PIN_NO(255) | 6) + +#define MT7623_PIN_256_GPIO256_FUNC_GPIO256 (MTK_PIN_NO(256) | 0) +#define MT7623_PIN_256_GPIO256_FUNC_TEST_MD1 (MTK_PIN_NO(256) | 1) + +#define MT7623_PIN_257_GPIO257_FUNC_GPIO257 (MTK_PIN_NO(257) | 0) +#define MT7623_PIN_257_GPIO257_FUNC_TEST_MD0 (MTK_PIN_NO(257) | 1) + +#define MT7623_PIN_261_MSDC1_INS_FUNC_GPIO261 (MTK_PIN_NO(261) | 0) +#define MT7623_PIN_261_MSDC1_INS_FUNC_MSDC1_INS (MTK_PIN_NO(261) | 1) + +#define MT7623_PIN_262_G2_TXEN_FUNC_GPIO262 (MTK_PIN_NO(262) | 0) +#define MT7623_PIN_262_G2_TXEN_FUNC_G2_TXEN (MTK_PIN_NO(262) | 1) + +#define MT7623_PIN_263_G2_TXD3_FUNC_GPIO263 (MTK_PIN_NO(263) | 0) +#define MT7623_PIN_263_G2_TXD3_FUNC_G2_TXD3 (MTK_PIN_NO(263) | 1) + +#define MT7623_PIN_264_G2_TXD2_FUNC_GPIO264 (MTK_PIN_NO(264) | 0) +#define MT7623_PIN_264_G2_TXD2_FUNC_G2_TXD2 (MTK_PIN_NO(264) | 1) + +#define MT7623_PIN_265_G2_TXD1_FUNC_GPIO265 (MTK_PIN_NO(265) | 0) +#define MT7623_PIN_265_G2_TXD1_FUNC_G2_TXD1 (MTK_PIN_NO(265) | 1) + +#define MT7623_PIN_266_G2_TXD0_FUNC_GPIO266 (MTK_PIN_NO(266) | 0) +#define MT7623_PIN_266_G2_TXD0_FUNC_G2_TXD0 (MTK_PIN_NO(266) | 1) + +#define MT7623_PIN_267_G2_TXCLK_FUNC_GPIO267 (MTK_PIN_NO(267) | 0) +#define MT7623_PIN_267_G2_TXCLK_FUNC_G2_TXC (MTK_PIN_NO(267) | 1) + +#define MT7623_PIN_268_G2_RXCLK_FUNC_GPIO268 (MTK_PIN_NO(268) | 0) +#define MT7623_PIN_268_G2_RXCLK_FUNC_G2_RXC (MTK_PIN_NO(268) | 1) + +#define MT7623_PIN_269_G2_RXD0_FUNC_GPIO269 (MTK_PIN_NO(269) | 0) +#define MT7623_PIN_269_G2_RXD0_FUNC_G2_RXD0 (MTK_PIN_NO(269) | 1) + +#define MT7623_PIN_270_G2_RXD1_FUNC_GPIO270 (MTK_PIN_NO(270) | 0) +#define MT7623_PIN_270_G2_RXD1_FUNC_G2_RXD1 (MTK_PIN_NO(270) | 1) + +#define MT7623_PIN_271_G2_RXD2_FUNC_GPIO271 (MTK_PIN_NO(271) | 0) +#define MT7623_PIN_271_G2_RXD2_FUNC_G2_RXD2 (MTK_PIN_NO(271) | 1) + +#define MT7623_PIN_272_G2_RXD3_FUNC_GPIO272 (MTK_PIN_NO(272) | 0) +#define MT7623_PIN_272_G2_RXD3_FUNC_G2_RXD3 (MTK_PIN_NO(272) | 1) + +#define MT7623_PIN_274_G2_RXDV_FUNC_GPIO274 (MTK_PIN_NO(274) | 0) +#define MT7623_PIN_274_G2_RXDV_FUNC_G2_RXDV (MTK_PIN_NO(274) | 1) + +#define MT7623_PIN_275_G2_MDC_FUNC_GPIO275 (MTK_PIN_NO(275) | 0) +#define MT7623_PIN_275_G2_MDC_FUNC_MDC (MTK_PIN_NO(275) | 1) + +#define MT7623_PIN_276_G2_MDIO_FUNC_GPIO276 (MTK_PIN_NO(276) | 0) +#define MT7623_PIN_276_G2_MDIO_FUNC_MDIO (MTK_PIN_NO(276) | 1) + +#define MT7623_PIN_278_JTAG_RESET_FUNC_GPIO278 (MTK_PIN_NO(278) | 0) +#define MT7623_PIN_278_JTAG_RESET_FUNC_JTAG_RESET (MTK_PIN_NO(278) | 1) + +#endif /* __DTS_MT7623_PINFUNC_H */ \ No newline at end of file -- 1.7.10.4 ^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH 2/2] pinctrl: mediatek: Add pinctrl files for MT7623 2016-01-10 16:00 ` [PATCH 2/2] pinctrl: mediatek: Add pinctrl files for MT7623 John Crispin @ 2016-01-10 16:40 ` John Crispin 2016-01-20 9:41 ` Yingjoe Chen 1 sibling, 0 replies; 5+ messages in thread From: John Crispin @ 2016-01-10 16:40 UTC (permalink / raw) To: Linus Walleij; +Cc: linux-gpio, linux-mediatek On 10/01/2016 17:00, John Crispin wrote: > Add the driver and header files required to make pinctrl work on MediaTek > MT7623. > > Signed-off-by: John Crispin <blogic@openwrt.org> > --- Hi Linus, forgot to mention that this series requires the MT2701 series to be merged first. John > drivers/pinctrl/mediatek/Kconfig | 5 + > drivers/pinctrl/mediatek/Makefile | 1 + > drivers/pinctrl/mediatek/pinctrl-mt7623.c | 380 +++++ > drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h | 1936 +++++++++++++++++++++++++ > include/dt-bindings/pinctrl/mt7623-pinfunc.h | 520 +++++++ > 5 files changed, 2842 insertions(+) > create mode 100644 drivers/pinctrl/mediatek/pinctrl-mt7623.c > create mode 100644 drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h > create mode 100644 include/dt-bindings/pinctrl/mt7623-pinfunc.h > > diff --git a/drivers/pinctrl/mediatek/Kconfig b/drivers/pinctrl/mediatek/Kconfig > index 13e9939..8cc6b8a 100644 > --- a/drivers/pinctrl/mediatek/Kconfig > +++ b/drivers/pinctrl/mediatek/Kconfig > @@ -13,6 +13,11 @@ config PINCTRL_MT2701 > bool "Mediatek MT2701 pin control" if COMPILE_TEST && !MACH_MT2701 > depends on OF > default MACH_MT2701 > + > +config PINCTRL_MT7623 > + bool "Mediatek MT7623 pin control" if COMPILE_TEST && !MACH_MT7623 > + depends on OF > + default MACH_MT7623 > select PINCTRL_MTK_COMMON > > config PINCTRL_MT8135 > diff --git a/drivers/pinctrl/mediatek/Makefile b/drivers/pinctrl/mediatek/Makefile > index da30314..1be2f3f 100644 > --- a/drivers/pinctrl/mediatek/Makefile > +++ b/drivers/pinctrl/mediatek/Makefile > @@ -3,6 +3,7 @@ obj-$(CONFIG_PINCTRL_MTK_COMMON) += pinctrl-mtk-common.o > > # SoC Drivers > obj-$(CONFIG_PINCTRL_MT2701) += pinctrl-mt2701.o > +obj-$(CONFIG_PINCTRL_MT7623) += pinctrl-mt7623.o > obj-$(CONFIG_PINCTRL_MT8135) += pinctrl-mt8135.o > obj-$(CONFIG_PINCTRL_MT8127) += pinctrl-mt8127.o > obj-$(CONFIG_PINCTRL_MT8173) += pinctrl-mt8173.o > diff --git a/drivers/pinctrl/mediatek/pinctrl-mt7623.c b/drivers/pinctrl/mediatek/pinctrl-mt7623.c > new file mode 100644 > index 0000000..bf0d05b > --- /dev/null > +++ b/drivers/pinctrl/mediatek/pinctrl-mt7623.c > @@ -0,0 +1,380 @@ > +/* > + * Copyright (c) 2016 John Crispin <blogic@openwrt.org> > + * > + * This program is free software; you can redistribute it and/or modify > + * it under the terms of the GNU General Public License version 2 as > + * published by the Free Software Foundation. > + * > + * This program is distributed in the hope that it will be useful, > + * but WITHOUT ANY WARRANTY; without even the implied warranty of > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > + * GNU General Public License for more details. > + */ > + > +#include <dt-bindings/pinctrl/mt65xx.h> > +#include <linux/module.h> > +#include <linux/of.h> > +#include <linux/of_device.h> > +#include <linux/platform_device.h> > +#include <linux/pinctrl/pinctrl.h> > +#include <linux/regmap.h> > + > +#include "pinctrl-mtk-common.h" > +#include "pinctrl-mtk-mt7623.h" > + > +static const struct mtk_drv_group_desc mt7623_drv_grp[] = { > + /* 0E4E8SR 4/8/12/16 */ > + MTK_DRV_GRP(4, 16, 1, 2, 4), > + /* 0E2E4SR 2/4/6/8 */ > + MTK_DRV_GRP(2, 8, 1, 2, 2), > + /* E8E4E2 2/4/6/8/10/12/14/16 */ > + MTK_DRV_GRP(2, 16, 0, 2, 2) > +}; > + > +#define DRV_SEL0 0xf50 > +#define DRV_SEL1 0xf60 > +#define DRV_SEL2 0xf70 > +#define DRV_SEL3 0xf80 > +#define DRV_SEL4 0xf90 > +#define DRV_SEL5 0xfa0 > +#define DRV_SEL6 0xfb0 > +#define DRV_SEL7 0xfe0 > +#define DRV_SEL8 0xfd0 > +#define DRV_SEL9 0xff0 > +#define DRV_SEL10 0xf00 > + > +#define MSDC0_CTRL0 0xcc0 > +#define MSDC0_CTRL1 0xcd0 > +#define MSDC0_CTRL2 0xce0 > +#define MSDC0_CTRL3 0xcf0 > +#define MSDC0_CTRL4 0xd00 > +#define MSDC0_CTRL5 0xd10 > +#define MSDC0_CTRL6 0xd20 > +#define MSDC1_CTRL0 0xd30 > +#define MSDC1_CTRL1 0xd40 > +#define MSDC1_CTRL2 0xd50 > +#define MSDC1_CTRL3 0xd60 > +#define MSDC1_CTRL4 0xd70 > +#define MSDC1_CTRL5 0xd80 > +#define MSDC1_CTRL6 0xd90 > + > +#define IES_EN0 0xb20 > +#define IES_EN1 0xb30 > +#define IES_EN2 0xb40 > + > +#define SMT_EN0 0xb50 > +#define SMT_EN1 0xb60 > +#define SMT_EN2 0xb70 > + > +static const struct mtk_pin_drv_grp mt7623_pin_drv[] = { > + MTK_PIN_DRV_GRP(0, DRV_SEL0, 0, 1), > + MTK_PIN_DRV_GRP(1, DRV_SEL0, 0, 1), > + MTK_PIN_DRV_GRP(2, DRV_SEL0, 0, 1), > + MTK_PIN_DRV_GRP(3, DRV_SEL0, 0, 1), > + MTK_PIN_DRV_GRP(4, DRV_SEL0, 0, 1), > + MTK_PIN_DRV_GRP(5, DRV_SEL0, 0, 1), > + MTK_PIN_DRV_GRP(6, DRV_SEL0, 0, 1), > + MTK_PIN_DRV_GRP(7, DRV_SEL0, 4, 1), > + MTK_PIN_DRV_GRP(8, DRV_SEL0, 4, 1), > + MTK_PIN_DRV_GRP(9, DRV_SEL0, 4, 1), > + MTK_PIN_DRV_GRP(10, DRV_SEL0, 8, 1), > + MTK_PIN_DRV_GRP(11, DRV_SEL0, 8, 1), > + MTK_PIN_DRV_GRP(12, DRV_SEL0, 8, 1), > + MTK_PIN_DRV_GRP(13, DRV_SEL0, 8, 1), > + MTK_PIN_DRV_GRP(14, DRV_SEL0, 12, 0), > + MTK_PIN_DRV_GRP(15, DRV_SEL0, 12, 0), > + MTK_PIN_DRV_GRP(18, DRV_SEL1, 4, 0), > + MTK_PIN_DRV_GRP(19, DRV_SEL1, 4, 0), > + MTK_PIN_DRV_GRP(20, DRV_SEL1, 4, 0), > + MTK_PIN_DRV_GRP(21, DRV_SEL1, 4, 0), > + MTK_PIN_DRV_GRP(22, DRV_SEL1, 8, 0), > + MTK_PIN_DRV_GRP(23, DRV_SEL1, 8, 0), > + MTK_PIN_DRV_GRP(24, DRV_SEL1, 8, 0), > + MTK_PIN_DRV_GRP(25, DRV_SEL1, 8, 0), > + MTK_PIN_DRV_GRP(26, DRV_SEL1, 8, 0), > + MTK_PIN_DRV_GRP(27, DRV_SEL1, 12, 0), > + MTK_PIN_DRV_GRP(28, DRV_SEL1, 12, 0), > + MTK_PIN_DRV_GRP(29, DRV_SEL1, 12, 0), > + MTK_PIN_DRV_GRP(33, DRV_SEL2, 0, 0), > + MTK_PIN_DRV_GRP(34, DRV_SEL2, 0, 0), > + MTK_PIN_DRV_GRP(35, DRV_SEL2, 0, 0), > + MTK_PIN_DRV_GRP(36, DRV_SEL2, 0, 0), > + MTK_PIN_DRV_GRP(37, DRV_SEL2, 0, 0), > + MTK_PIN_DRV_GRP(39, DRV_SEL2, 8, 1), > + MTK_PIN_DRV_GRP(40, DRV_SEL2, 8, 1), > + MTK_PIN_DRV_GRP(41, DRV_SEL2, 8, 1), > + MTK_PIN_DRV_GRP(42, DRV_SEL2, 8, 1), > + MTK_PIN_DRV_GRP(43, DRV_SEL2, 12, 0), > + MTK_PIN_DRV_GRP(44, DRV_SEL2, 12, 0), > + MTK_PIN_DRV_GRP(45, DRV_SEL2, 12, 0), > + MTK_PIN_DRV_GRP(47, DRV_SEL3, 0, 0), > + MTK_PIN_DRV_GRP(48, DRV_SEL3, 0, 0), > + MTK_PIN_DRV_GRP(49, DRV_SEL3, 4, 0), > + MTK_PIN_DRV_GRP(53, DRV_SEL3, 12, 0), > + MTK_PIN_DRV_GRP(54, DRV_SEL3, 12, 0), > + MTK_PIN_DRV_GRP(55, DRV_SEL3, 12, 0), > + MTK_PIN_DRV_GRP(56, DRV_SEL3, 12, 0), > + MTK_PIN_DRV_GRP(60, DRV_SEL4, 8, 1), > + MTK_PIN_DRV_GRP(61, DRV_SEL4, 8, 1), > + MTK_PIN_DRV_GRP(62, DRV_SEL4, 8, 1), > + MTK_PIN_DRV_GRP(63, DRV_SEL4, 12, 1), > + MTK_PIN_DRV_GRP(64, DRV_SEL4, 12, 1), > + MTK_PIN_DRV_GRP(65, DRV_SEL4, 12, 1), > + MTK_PIN_DRV_GRP(66, DRV_SEL5, 0, 1), > + MTK_PIN_DRV_GRP(67, DRV_SEL5, 0, 1), > + MTK_PIN_DRV_GRP(68, DRV_SEL5, 0, 1), > + MTK_PIN_DRV_GRP(69, DRV_SEL5, 0, 1), > + MTK_PIN_DRV_GRP(70, DRV_SEL5, 0, 1), > + MTK_PIN_DRV_GRP(71, DRV_SEL5, 0, 1), > + MTK_PIN_DRV_GRP(72, DRV_SEL3, 4, 0), > + MTK_PIN_DRV_GRP(73, DRV_SEL3, 4, 0), > + MTK_PIN_DRV_GRP(74, DRV_SEL3, 4, 0), > + MTK_PIN_DRV_GRP(83, DRV_SEL5, 0, 1), > + MTK_PIN_DRV_GRP(84, DRV_SEL5, 0, 1), > + MTK_PIN_DRV_GRP(105, MSDC1_CTRL1, 0, 1), > + MTK_PIN_DRV_GRP(106, MSDC1_CTRL0, 0, 1), > + MTK_PIN_DRV_GRP(107, MSDC1_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(108, MSDC1_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(109, MSDC1_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(110, MSDC1_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(111, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(112, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(113, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(114, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(115, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(116, MSDC0_CTRL1, 0, 1), > + MTK_PIN_DRV_GRP(117, MSDC0_CTRL0, 0, 1), > + MTK_PIN_DRV_GRP(118, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(119, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(120, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(121, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(126, DRV_SEL3, 4, 0), > + MTK_PIN_DRV_GRP(199, DRV_SEL0, 4, 1), > + MTK_PIN_DRV_GRP(200, DRV_SEL8, 0, 0), > + MTK_PIN_DRV_GRP(201, DRV_SEL8, 0, 0), > + MTK_PIN_DRV_GRP(203, DRV_SEL8, 4, 0), > + MTK_PIN_DRV_GRP(204, DRV_SEL8, 4, 0), > + MTK_PIN_DRV_GRP(205, DRV_SEL8, 4, 0), > + MTK_PIN_DRV_GRP(206, DRV_SEL8, 4, 0), > + MTK_PIN_DRV_GRP(207, DRV_SEL8, 4, 0), > + MTK_PIN_DRV_GRP(208, DRV_SEL8, 8, 0), > + MTK_PIN_DRV_GRP(209, DRV_SEL8, 8, 0), > + MTK_PIN_DRV_GRP(236, DRV_SEL9, 4, 0), > + MTK_PIN_DRV_GRP(237, DRV_SEL9, 4, 0), > + MTK_PIN_DRV_GRP(238, DRV_SEL9, 4, 0), > + MTK_PIN_DRV_GRP(239, DRV_SEL9, 4, 0), > + MTK_PIN_DRV_GRP(240, DRV_SEL9, 4, 0), > + MTK_PIN_DRV_GRP(241, DRV_SEL9, 4, 0), > + MTK_PIN_DRV_GRP(242, DRV_SEL9, 8, 0), > + MTK_PIN_DRV_GRP(243, DRV_SEL9, 8, 0), > + MTK_PIN_DRV_GRP(257, MSDC0_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(261, MSDC1_CTRL2, 0, 1), > + MTK_PIN_DRV_GRP(262, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(263, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(264, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(265, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(266, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(267, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(268, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(269, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(270, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(271, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(272, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(274, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(275, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(276, DRV_SEL10, 8, 0), > + MTK_PIN_DRV_GRP(278, DRV_SEL2, 8, 1), > +}; > + > +static const struct mtk_pin_spec_pupd_set_samereg mt7623_spec_pupd[] = { > + MTK_PIN_PUPD_SPEC_SR(105, MSDC1_CTRL1, 8, 9, 10), > + MTK_PIN_PUPD_SPEC_SR(106, MSDC1_CTRL0, 8, 9, 10), > + MTK_PIN_PUPD_SPEC_SR(107, MSDC1_CTRL3, 0, 1, 2), > + MTK_PIN_PUPD_SPEC_SR(108, MSDC1_CTRL3, 4, 5, 6), > + MTK_PIN_PUPD_SPEC_SR(109, MSDC1_CTRL3, 8, 9, 10), > + MTK_PIN_PUPD_SPEC_SR(110, MSDC1_CTRL3, 12, 13, 14), > + MTK_PIN_PUPD_SPEC_SR(111, MSDC0_CTRL4, 12, 13, 14), > + MTK_PIN_PUPD_SPEC_SR(112, MSDC0_CTRL4, 8, 9, 10), > + MTK_PIN_PUPD_SPEC_SR(113, MSDC0_CTRL4, 4, 5, 6), > + MTK_PIN_PUPD_SPEC_SR(114, MSDC0_CTRL4, 0, 1, 2), > + MTK_PIN_PUPD_SPEC_SR(115, MSDC0_CTRL5, 0, 1, 2), > + MTK_PIN_PUPD_SPEC_SR(116, MSDC0_CTRL1, 8, 9, 10), > + MTK_PIN_PUPD_SPEC_SR(117, MSDC0_CTRL0, 8, 9, 10), > + MTK_PIN_PUPD_SPEC_SR(118, MSDC0_CTRL3, 12, 13, 14), > + MTK_PIN_PUPD_SPEC_SR(119, MSDC0_CTRL3, 8, 9, 10), > + MTK_PIN_PUPD_SPEC_SR(120, MSDC0_CTRL3, 4, 5, 6), > + MTK_PIN_PUPD_SPEC_SR(121, MSDC0_CTRL3, 0, 1, 2), > +}; > + > +static int mt7623_spec_pull_set(struct regmap *regmap, unsigned int pin, > + unsigned char align, bool isup, unsigned int r1r0) > +{ > + return mtk_pctrl_spec_pull_set_samereg(regmap, mt7623_spec_pupd, > + ARRAY_SIZE(mt7623_spec_pupd), pin, align, isup, r1r0); > +} > + > +static const struct mtk_pin_ies_smt_set mt7623_ies_set[] = { > + MTK_PIN_IES_SMT_SPEC(0, 6, IES_EN0, 0), > + MTK_PIN_IES_SMT_SPEC(7, 9, IES_EN0, 1), > + MTK_PIN_IES_SMT_SPEC(10, 13, IES_EN0, 2), > + MTK_PIN_IES_SMT_SPEC(14, 15, IES_EN0, 3), > + MTK_PIN_IES_SMT_SPEC(18, 21, IES_EN0, 5), > + MTK_PIN_IES_SMT_SPEC(22, 26, IES_EN0, 6), > + MTK_PIN_IES_SMT_SPEC(27, 29, IES_EN0, 7), > + MTK_PIN_IES_SMT_SPEC(33, 37, IES_EN0, 8), > + MTK_PIN_IES_SMT_SPEC(39, 42, IES_EN0, 9), > + MTK_PIN_IES_SMT_SPEC(43, 45, IES_EN0, 10), > + MTK_PIN_IES_SMT_SPEC(47, 48, IES_EN0, 11), > + MTK_PIN_IES_SMT_SPEC(49, 49, IES_EN0, 12), > + MTK_PIN_IES_SMT_SPEC(53, 56, IES_EN0, 14), > + MTK_PIN_IES_SMT_SPEC(60, 62, IES_EN1, 0), > + MTK_PIN_IES_SMT_SPEC(63, 65, IES_EN1, 1), > + MTK_PIN_IES_SMT_SPEC(66, 71, IES_EN1, 2), > + MTK_PIN_IES_SMT_SPEC(72, 74, IES_EN0, 12), > + MTK_PIN_IES_SMT_SPEC(75, 76, IES_EN1, 3), > + MTK_PIN_IES_SMT_SPEC(83, 84, IES_EN1, 2), > + MTK_PIN_IES_SMT_SPEC(105, 121, MSDC1_CTRL1, 4), > + MTK_PIN_IES_SMT_SPEC(122, 125, IES_EN1, 7), > + MTK_PIN_IES_SMT_SPEC(126, 126, IES_EN0, 12), > + MTK_PIN_IES_SMT_SPEC(199, 201, IES_EN0, 1), > + MTK_PIN_IES_SMT_SPEC(203, 207, IES_EN2, 2), > + MTK_PIN_IES_SMT_SPEC(208, 209, IES_EN2, 3), > + MTK_PIN_IES_SMT_SPEC(236, 241, IES_EN2, 6), > + MTK_PIN_IES_SMT_SPEC(242, 243, IES_EN2, 7), > + MTK_PIN_IES_SMT_SPEC(261, 261, MSDC1_CTRL2, 4), > + MTK_PIN_IES_SMT_SPEC(262, 272, IES_EN2, 12), > + MTK_PIN_IES_SMT_SPEC(274, 276, IES_EN2, 12), > + MTK_PIN_IES_SMT_SPEC(278, 278, IES_EN2, 13), > +}; > + > +static const struct mtk_pin_ies_smt_set mt7623_smt_set[] = { > + MTK_PIN_IES_SMT_SPEC(0, 6, SMT_EN0, 0), > + MTK_PIN_IES_SMT_SPEC(7, 9, SMT_EN0, 1), > + MTK_PIN_IES_SMT_SPEC(10, 13, SMT_EN0, 2), > + MTK_PIN_IES_SMT_SPEC(14, 15, SMT_EN0, 3), > + MTK_PIN_IES_SMT_SPEC(18, 21, SMT_EN0, 5), > + MTK_PIN_IES_SMT_SPEC(22, 26, SMT_EN0, 6), > + MTK_PIN_IES_SMT_SPEC(27, 29, SMT_EN0, 7), > + MTK_PIN_IES_SMT_SPEC(33, 37, SMT_EN0, 8), > + MTK_PIN_IES_SMT_SPEC(39, 42, SMT_EN0, 9), > + MTK_PIN_IES_SMT_SPEC(43, 45, SMT_EN0, 10), > + MTK_PIN_IES_SMT_SPEC(47, 48, SMT_EN0, 11), > + MTK_PIN_IES_SMT_SPEC(49, 49, SMT_EN0, 12), > + MTK_PIN_IES_SMT_SPEC(53, 56, SMT_EN0, 14), > + MTK_PIN_IES_SMT_SPEC(60, 62, SMT_EN1, 0), > + MTK_PIN_IES_SMT_SPEC(63, 65, SMT_EN1, 1), > + MTK_PIN_IES_SMT_SPEC(66, 71, SMT_EN1, 2), > + MTK_PIN_IES_SMT_SPEC(72, 74, SMT_EN0, 12), > + MTK_PIN_IES_SMT_SPEC(75, 76, SMT_EN1, 3), > + MTK_PIN_IES_SMT_SPEC(83, 84, SMT_EN1, 2), > + MTK_PIN_IES_SMT_SPEC(105, 106, MSDC1_CTRL1, 11), > + MTK_PIN_IES_SMT_SPEC(107, 107, MSDC1_CTRL3, 3), > + MTK_PIN_IES_SMT_SPEC(108, 108, MSDC1_CTRL3, 7), > + MTK_PIN_IES_SMT_SPEC(109, 109, MSDC1_CTRL3, 11), > + MTK_PIN_IES_SMT_SPEC(110, 111, MSDC1_CTRL3, 15), > + MTK_PIN_IES_SMT_SPEC(112, 112, MSDC0_CTRL4, 11), > + MTK_PIN_IES_SMT_SPEC(113, 113, MSDC0_CTRL4, 7), > + MTK_PIN_IES_SMT_SPEC(114, 115, MSDC0_CTRL4, 3), > + MTK_PIN_IES_SMT_SPEC(116, 117, MSDC0_CTRL1, 11), > + MTK_PIN_IES_SMT_SPEC(118, 118, MSDC0_CTRL3, 15), > + MTK_PIN_IES_SMT_SPEC(119, 119, MSDC0_CTRL3, 11), > + MTK_PIN_IES_SMT_SPEC(120, 120, MSDC0_CTRL3, 7), > + MTK_PIN_IES_SMT_SPEC(121, 121, MSDC0_CTRL3, 3), > + MTK_PIN_IES_SMT_SPEC(122, 125, SMT_EN1, 7), > + MTK_PIN_IES_SMT_SPEC(126, 126, SMT_EN0, 12), > + MTK_PIN_IES_SMT_SPEC(199, 201, SMT_EN0, 1), > + MTK_PIN_IES_SMT_SPEC(203, 207, SMT_EN2, 2), > + MTK_PIN_IES_SMT_SPEC(208, 209, SMT_EN2, 3), > + MTK_PIN_IES_SMT_SPEC(236, 241, SMT_EN2, 6), > + MTK_PIN_IES_SMT_SPEC(242, 243, SMT_EN2, 7), > + MTK_PIN_IES_SMT_SPEC(261, 261, MSDC1_CTRL6, 3), > + MTK_PIN_IES_SMT_SPEC(262, 272, SMT_EN2, 12), > + MTK_PIN_IES_SMT_SPEC(274, 276, SMT_EN2, 12), > + MTK_PIN_IES_SMT_SPEC(278, 278, SMT_EN2, 13), > +}; > + > +static int mt7623_ies_smt_set(struct regmap *regmap, unsigned int pin, > + unsigned char align, int value, enum pin_config_param arg) > +{ > + if (arg == PIN_CONFIG_INPUT_ENABLE) > + return mtk_pconf_spec_set_ies_smt_range(regmap, mt7623_ies_set, > + ARRAY_SIZE(mt7623_ies_set), pin, align, value); > + else if (arg == PIN_CONFIG_INPUT_SCHMITT_ENABLE) > + return mtk_pconf_spec_set_ies_smt_range(regmap, mt7623_smt_set, > + ARRAY_SIZE(mt7623_smt_set), pin, align, value); > + return -EINVAL; > +} > + > +static const struct mtk_pinctrl_devdata mt7623_pinctrl_data = { > + .pins = mtk_pins_mt7623, > + .npins = ARRAY_SIZE(mtk_pins_mt7623), > + .grp_desc = mt7623_drv_grp, > + .n_grp_cls = ARRAY_SIZE(mt7623_drv_grp), > + .pin_drv_grp = mt7623_pin_drv, > + .n_pin_drv_grps = ARRAY_SIZE(mt7623_pin_drv), > + .spec_pull_set = mt7623_spec_pull_set, > + .spec_ies_smt_set = mt7623_ies_smt_set, > + .dir_offset = 0x0000, > + .pullen_offset = 0x0150, > + .pullsel_offset = 0x0280, > + .dout_offset = 0x0500, > + .din_offset = 0x0630, > + .pinmux_offset = 0x0760, > + .type1_start = 280, > + .type1_end = 280, > + .port_shf = 4, > + .port_mask = 0x1f, > + .port_align = 4, > + .eint_offsets = { > + .name = "mt7623_eint", > + .stat = 0x000, > + .ack = 0x040, > + .mask = 0x080, > + .mask_set = 0x0c0, > + .mask_clr = 0x100, > + .sens = 0x140, > + .sens_set = 0x180, > + .sens_clr = 0x1c0, > + .soft = 0x200, > + .soft_set = 0x240, > + .soft_clr = 0x280, > + .pol = 0x300, > + .pol_set = 0x340, > + .pol_clr = 0x380, > + .dom_en = 0x400, > + .dbnc_ctrl = 0x500, > + .dbnc_set = 0x600, > + .dbnc_clr = 0x700, > + .port_mask = 6, > + .ports = 6, > + }, > + .ap_num = 169, > + .db_cnt = 16, > +}; > + > +static int mt7623_pinctrl_probe(struct platform_device *pdev) > +{ > + return mtk_pctrl_init(pdev, &mt7623_pinctrl_data, NULL); > +} > + > +static const struct of_device_id mt7623_pctrl_match[] = { > + { .compatible = "mediatek,mt7623-pinctrl", }, > + {} > +}; > +MODULE_DEVICE_TABLE(of, mt7623_pctrl_match); > + > +static struct platform_driver mtk_pinctrl_driver = { > + .probe = mt7623_pinctrl_probe, > + .driver = { > + .name = "mediatek-mt7623-pinctrl", > + .owner = THIS_MODULE, > + .of_match_table = mt7623_pctrl_match, > + }, > +}; > + > +static int __init mtk_pinctrl_init(void) > +{ > + return platform_driver_register(&mtk_pinctrl_driver); > +} > + > +arch_initcall(mtk_pinctrl_init); > diff --git a/drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h b/drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h > new file mode 100644 > index 0000000..3472a76 > --- /dev/null > +++ b/drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h > @@ -0,0 +1,1936 @@ > +/* > + * Copyright (c) 2016 John Crispin <blogic@openwrt.org> > + * > + * This program is free software; you can redistribute it and/or modify > + * it under the terms of the GNU General Public License version 2 as > + * published by the Free Software Foundation. > + * > + * This program is distributed in the hope that it will be useful, > + * but WITHOUT ANY WARRANTY; without even the implied warranty of > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > + * GNU General Public License for more details. > + */ > + > +#ifndef __PINCTRL_MTK_MT7623_H > +#define __PINCTRL_MTK_MT7623_H > + > +#include <linux/pinctrl/pinctrl.h> > +#include "pinctrl-mtk-common.h" > + > +static const struct mtk_desc_pin mtk_pins_mt7623[] = { > + MTK_PIN( > + PINCTRL_PIN(0, "PWRAP_SPI0_MI"), > + "J20", "mt7623", > + MTK_EINT_FUNCTION(0, 148), > + MTK_FUNCTION(0, "GPIO0"), > + MTK_FUNCTION(1, "PWRAP_SPIDO"), > + MTK_FUNCTION(2, "PWRAP_SPIDI") > + ), > + MTK_PIN( > + PINCTRL_PIN(1, "PWRAP_SPI0_MO"), > + "D10", "mt7623", > + MTK_EINT_FUNCTION(0, 149), > + MTK_FUNCTION(0, "GPIO1"), > + MTK_FUNCTION(1, "PWRAP_SPIDI"), > + MTK_FUNCTION(2, "PWRAP_SPIDO") > + ), > + MTK_PIN( > + PINCTRL_PIN(2, "PWRAP_INT"), > + "E11", "mt7623", > + MTK_EINT_FUNCTION(0, 150), > + MTK_FUNCTION(0, "GPIO2"), > + MTK_FUNCTION(1, "PWRAP_INT") > + ), > + MTK_PIN( > + PINCTRL_PIN(3, "PWRAP_SPI0_CK"), > + "H12", "mt7623", > + MTK_EINT_FUNCTION(0, 151), > + MTK_FUNCTION(0, "GPIO3"), > + MTK_FUNCTION(1, "PWRAP_SPICK_I") > + ), > + MTK_PIN( > + PINCTRL_PIN(4, "PWRAP_SPI0_CSN"), > + "E12", "mt7623", > + MTK_EINT_FUNCTION(0, 152), > + MTK_FUNCTION(0, "GPIO4"), > + MTK_FUNCTION(1, "PWRAP_SPICS_B_I") > + ), > + MTK_PIN( > + PINCTRL_PIN(5, "PWRAP_SPI0_CK2"), > + "H11", "mt7623", > + MTK_EINT_FUNCTION(0, 155), > + MTK_FUNCTION(0, "GPIO5"), > + MTK_FUNCTION(1, "PWRAP_SPICK2_I") > + ), > + MTK_PIN( > + PINCTRL_PIN(6, "PWRAP_SPI0_CSN2"), > + "G11", "mt7623", > + MTK_EINT_FUNCTION(0, 156), > + MTK_FUNCTION(0, "GPIO6"), > + MTK_FUNCTION(1, "PWRAP_SPICS2_B_I") > + ), > + MTK_PIN( > + PINCTRL_PIN(7, "SPI1_CSN"), > + "G19", "mt7623", > + MTK_EINT_FUNCTION(0, 153), > + MTK_FUNCTION(0, "GPIO7"), > + MTK_FUNCTION(1, "SPI1_CS") > + ), > + MTK_PIN( > + PINCTRL_PIN(8, "SPI1_MI"), > + "F19", "mt7623", > + MTK_EINT_FUNCTION(0, 154), > + MTK_FUNCTION(0, "GPIO8"), > + MTK_FUNCTION(1, "SPI1_MI"), > + MTK_FUNCTION(2, "SPI1_MO") > + ), > + MTK_PIN( > + PINCTRL_PIN(9, "SPI1_MO"), > + "G20", "mt7623", > + MTK_EINT_FUNCTION(0, 157), > + MTK_FUNCTION(0, "GPIO9"), > + MTK_FUNCTION(1, "SPI1_MO"), > + MTK_FUNCTION(2, "SPI1_MI") > + ), > + MTK_PIN( > + PINCTRL_PIN(10, "RTC32K_CK"), > + "A13", "mt7623", > + MTK_EINT_FUNCTION(0, 158), > + MTK_FUNCTION(0, "GPIO10"), > + MTK_FUNCTION(1, "RTC32K_CK") > + ), > + MTK_PIN( > + PINCTRL_PIN(11, "WATCHDOG"), > + "D14", "mt7623", > + MTK_EINT_FUNCTION(0, 159), > + MTK_FUNCTION(0, "GPIO11"), > + MTK_FUNCTION(1, "WATCHDOG") > + ), > + MTK_PIN( > + PINCTRL_PIN(12, "SRCLKENA"), > + "C13", "mt7623", > + MTK_EINT_FUNCTION(0, 169), > + MTK_FUNCTION(0, "GPIO12"), > + MTK_FUNCTION(1, "SRCLKENA") > + ), > + MTK_PIN( > + PINCTRL_PIN(13, "SRCLKENAI"), > + "B13", "mt7623", > + MTK_EINT_FUNCTION(0, 161), > + MTK_FUNCTION(0, "GPIO13"), > + MTK_FUNCTION(1, "SRCLKENAI") > + ), > + MTK_PIN( > + PINCTRL_PIN(14, "GPIO14"), > + "E18", "mt7623", > + MTK_EINT_FUNCTION(0, 162), > + MTK_FUNCTION(0, "GPIO14"), > + MTK_FUNCTION(1, "URXD2"), > + MTK_FUNCTION(2, "UTXD2") > + ), > + MTK_PIN( > + PINCTRL_PIN(15, "GPIO15"), > + "E17", "mt7623", > + MTK_EINT_FUNCTION(0, 163), > + MTK_FUNCTION(0, "GPIO15"), > + MTK_FUNCTION(1, "UTXD2"), > + MTK_FUNCTION(2, "URXD2") > + ), > + MTK_PIN( > + PINCTRL_PIN(16, "GPIO16"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO16") > + ), > + MTK_PIN( > + PINCTRL_PIN(17, "GPIO17"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO17") > + ), > + MTK_PIN( > + PINCTRL_PIN(18, "PCM_CLK"), > + "C19", "mt7623", > + MTK_EINT_FUNCTION(0, 166), > + MTK_FUNCTION(0, "GPIO18"), > + MTK_FUNCTION(1, "PCM_CLK0"), > + MTK_FUNCTION(6, "AP_PCM_CLKO") > + ), > + MTK_PIN( > + PINCTRL_PIN(19, "PCM_SYNC"), > + "D19", "mt7623", > + MTK_EINT_FUNCTION(0, 167), > + MTK_FUNCTION(0, "GPIO19"), > + MTK_FUNCTION(1, "PCM_SYNC"), > + MTK_FUNCTION(6, "AP_PCM_SYNC") > + ), > + MTK_PIN( > + PINCTRL_PIN(20, "PCM_RX"), > + "D18", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO20"), > + MTK_FUNCTION(1, "PCM_RX"), > + MTK_FUNCTION(4, "PCM_TX"), > + MTK_FUNCTION(6, "AP_PCM_RX") > + ), > + MTK_PIN( > + PINCTRL_PIN(21, "PCM_TX"), > + "C18", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO21"), > + MTK_FUNCTION(1, "PCM_TX"), > + MTK_FUNCTION(4, "PCM_RX"), > + MTK_FUNCTION(6, "AP_PCM_TX") > + ), > + MTK_PIN( > + PINCTRL_PIN(22, "EINT0"), > + "H15", "mt7623", > + MTK_EINT_FUNCTION(0, 0), > + MTK_FUNCTION(0, "GPIO22"), > + MTK_FUNCTION(1, "UCTS0"), > + MTK_FUNCTION(2, "PCIE0_PERST_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(23, "EINT1"), > + "J16", "mt7623", > + MTK_EINT_FUNCTION(0, 1), > + MTK_FUNCTION(0, "GPIO23"), > + MTK_FUNCTION(1, "URTS0"), > + MTK_FUNCTION(2, "PCIE1_PERST_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(24, "EINT2"), > + "H16", "mt7623", > + MTK_EINT_FUNCTION(0, 2), > + MTK_FUNCTION(0, "GPIO24"), > + MTK_FUNCTION(1, "UCTS1"), > + MTK_FUNCTION(2, "PCIE2_PERST_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(25, "EINT3"), > + "K15", "mt7623", > + MTK_EINT_FUNCTION(0, 3), > + MTK_FUNCTION(0, "GPIO25"), > + MTK_FUNCTION(1, "URTS1") > + ), > + MTK_PIN( > + PINCTRL_PIN(26, "EINT4"), > + "G15", "mt7623", > + MTK_EINT_FUNCTION(0, 4), > + MTK_FUNCTION(0, "GPIO26"), > + MTK_FUNCTION(1, "UCTS3"), > + MTK_FUNCTION(6, "PCIE2_WAKE_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(27, "EINT5"), > + "F15", "mt7623", > + MTK_EINT_FUNCTION(0, 5), > + MTK_FUNCTION(0, "GPIO27"), > + MTK_FUNCTION(1, "URTS3"), > + MTK_FUNCTION(6, "PCIE1_WAKE_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(28, "EINT6"), > + "J15", "mt7623", > + MTK_EINT_FUNCTION(0, 6), > + MTK_FUNCTION(0, "GPIO28"), > + MTK_FUNCTION(1, "DRV_VBUS"), > + MTK_FUNCTION(6, "PCIE0_WAKE_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(29, "EINT7"), > + "E15", "mt7623", > + MTK_EINT_FUNCTION(0, 7), > + MTK_FUNCTION(0, "GPIO29"), > + MTK_FUNCTION(1, "IDDIG"), > + MTK_FUNCTION(2, "MSDC1_WP"), > + MTK_FUNCTION(6, "PCIE2_PERST_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(30, "GPIO30"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO30") > + ), > + MTK_PIN( > + PINCTRL_PIN(31, "GPIO31"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO31") > + ), > + MTK_PIN( > + PINCTRL_PIN(32, "GPIO32"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO32") > + ), > + MTK_PIN( > + PINCTRL_PIN(33, "I2S1_DATA"), > + "Y18", "mt7623", > + MTK_EINT_FUNCTION(0, 15), > + MTK_FUNCTION(0, "GPIO33"), > + MTK_FUNCTION(1, "I2S1_DATA"), > + MTK_FUNCTION(3, "PCM_TX"), > + MTK_FUNCTION(6, "AP_PCM_TX") > + ), > + MTK_PIN( > + PINCTRL_PIN(34, "I2S1_DATA_IN"), > + "Y17", "mt7623", > + MTK_EINT_FUNCTION(0, 16), > + MTK_FUNCTION(0, "GPIO34"), > + MTK_FUNCTION(1, "I2S1_DATA_IN"), > + MTK_FUNCTION(3, "PCM_RX"), > + MTK_FUNCTION(6, "AP_PCM_RX") > + ), > + MTK_PIN( > + PINCTRL_PIN(35, "I2S1_BCK"), > + "V17", "mt7623", > + MTK_EINT_FUNCTION(0, 17), > + MTK_FUNCTION(0, "GPIO35"), > + MTK_FUNCTION(1, "I2S1_BCK"), > + MTK_FUNCTION(3, "PCM_CLK0"), > + MTK_FUNCTION(6, "AP_PCM_CLKO") > + ), > + MTK_PIN( > + PINCTRL_PIN(36, "I2S1_LRCK"), > + "W17", "mt7623", > + MTK_EINT_FUNCTION(0, 18), > + MTK_FUNCTION(0, "GPIO36"), > + MTK_FUNCTION(1, "I2S1_LRCK"), > + MTK_FUNCTION(3, "PCM_SYNC"), > + MTK_FUNCTION(6, "AP_PCM_SYNC") > + ), > + MTK_PIN( > + PINCTRL_PIN(37, "I2S1_MCLK"), > + "AA18", "mt7623", > + MTK_EINT_FUNCTION(0, 19), > + MTK_FUNCTION(0, "GPIO37"), > + MTK_FUNCTION(1, "I2S1_MCLK") > + ), > + MTK_PIN( > + PINCTRL_PIN(38, "GPIO38"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO38") > + ), > + MTK_PIN( > + PINCTRL_PIN(39, "JTMS"), > + "G21", "mt7623", > + MTK_EINT_FUNCTION(0, 21), > + MTK_FUNCTION(0, "GPIO39"), > + MTK_FUNCTION(1, "JTMS") > + ), > + MTK_PIN( > + PINCTRL_PIN(40, "GPIO40"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO40") > + ), > + MTK_PIN( > + PINCTRL_PIN(41, "JTDI"), > + "H22", "mt7623", > + MTK_EINT_FUNCTION(0, 23), > + MTK_FUNCTION(0, "GPIO41"), > + MTK_FUNCTION(1, "JTDI") > + ), > + MTK_PIN( > + PINCTRL_PIN(42, "JTDO"), > + "H21", "mt7623", > + MTK_EINT_FUNCTION(0, 24), > + MTK_FUNCTION(0, "GPIO42"), > + MTK_FUNCTION(1, "JTDO") > + ), > + MTK_PIN( > + PINCTRL_PIN(43, "NCLE"), > + "C7", "mt7623", > + MTK_EINT_FUNCTION(0, 25), > + MTK_FUNCTION(0, "GPIO43"), > + MTK_FUNCTION(1, "NCLE"), > + MTK_FUNCTION(2, "EXT_XCS2") > + ), > + MTK_PIN( > + PINCTRL_PIN(44, "NCEB1"), > + "C6", "mt7623", > + MTK_EINT_FUNCTION(0, 26), > + MTK_FUNCTION(0, "GPIO44"), > + MTK_FUNCTION(1, "NCEB1"), > + MTK_FUNCTION(2, "IDDIG") > + ), > + MTK_PIN( > + PINCTRL_PIN(45, "NCEB0"), > + "D7", "mt7623", > + MTK_EINT_FUNCTION(0, 27), > + MTK_FUNCTION(0, "GPIO45"), > + MTK_FUNCTION(1, "NCEB0"), > + MTK_FUNCTION(2, "DRV_VBUS") > + ), > + MTK_PIN( > + PINCTRL_PIN(46, "IR"), > + "D15", "mt7623", > + MTK_EINT_FUNCTION(0, 28), > + MTK_FUNCTION(0, "GPIO46"), > + MTK_FUNCTION(1, "IR") > + ), > + MTK_PIN( > + PINCTRL_PIN(47, "NREB"), > + "A6", "mt7623", > + MTK_EINT_FUNCTION(0, 29), > + MTK_FUNCTION(0, "GPIO47"), > + MTK_FUNCTION(1, "NREB") > + ), > + MTK_PIN( > + PINCTRL_PIN(48, "NRNB"), > + "B6", "mt7623", > + MTK_EINT_FUNCTION(0, 30), > + MTK_FUNCTION(0, "GPIO48"), > + MTK_FUNCTION(1, "NRNB") > + ), > + MTK_PIN( > + PINCTRL_PIN(49, "I2S0_DATA"), > + "AB18", "mt7623", > + MTK_EINT_FUNCTION(0, 31), > + MTK_FUNCTION(0, "GPIO49"), > + MTK_FUNCTION(1, "I2S0_DATA"), > + MTK_FUNCTION(3, "PCM_TX"), > + MTK_FUNCTION(6, "AP_I2S_DO") > + ), > + MTK_PIN( > + PINCTRL_PIN(50, "GPIO50"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO50") > + ), > + MTK_PIN( > + PINCTRL_PIN(51, "GPIO51"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO51") > + ), > + MTK_PIN( > + PINCTRL_PIN(52, "GPIO52"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO52") > + ), > + MTK_PIN( > + PINCTRL_PIN(53, "SPI0_CSN"), > + "E7", "mt7623", > + MTK_EINT_FUNCTION(0, 35), > + MTK_FUNCTION(0, "GPIO53"), > + MTK_FUNCTION(1, "SPI0_CS"), > + MTK_FUNCTION(5, "PWM1") > + ), > + MTK_PIN( > + PINCTRL_PIN(54, "SPI0_CK"), > + "F7", "mt7623", > + MTK_EINT_FUNCTION(0, 36), > + MTK_FUNCTION(0, "GPIO54"), > + MTK_FUNCTION(1, "SPI0_CK") > + ), > + MTK_PIN( > + PINCTRL_PIN(55, "SPI0_MI"), > + "E6", "mt7623", > + MTK_EINT_FUNCTION(0, 37), > + MTK_FUNCTION(0, "GPIO55"), > + MTK_FUNCTION(1, "SPI0_MI"), > + MTK_FUNCTION(2, "SPI0_MO"), > + MTK_FUNCTION(3, "MSDC1_WP"), > + MTK_FUNCTION(5, "PWM2") > + ), > + MTK_PIN( > + PINCTRL_PIN(56, "SPI0_MO"), > + "G7", "mt7623", > + MTK_EINT_FUNCTION(0, 38), > + MTK_FUNCTION(0, "GPIO56"), > + MTK_FUNCTION(1, "SPI0_MO"), > + MTK_FUNCTION(2, "SPI0_MI") > + ), > + MTK_PIN( > + PINCTRL_PIN(57, "GPIO57"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO57") > + ), > + MTK_PIN( > + PINCTRL_PIN(58, "GPIO58"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO58") > + ), > + MTK_PIN( > + PINCTRL_PIN(59, "GPIO59"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO59") > + ), > + MTK_PIN( > + PINCTRL_PIN(60, "WB_RSTB"), > + "Y21", "mt7623", > + MTK_EINT_FUNCTION(0, 41), > + MTK_FUNCTION(0, "GPIO60"), > + MTK_FUNCTION(1, "WB_RSTB") > + ), > + MTK_PIN( > + PINCTRL_PIN(61, "GPIO61"), > + "AA21", "mt7623", > + MTK_EINT_FUNCTION(0, 42), > + MTK_FUNCTION(0, "GPIO61"), > + MTK_FUNCTION(1, "TEST_FD") > + ), > + MTK_PIN( > + PINCTRL_PIN(62, "GPIO62"), > + "AB22", "mt7623", > + MTK_EINT_FUNCTION(0, 43), > + MTK_FUNCTION(0, "GPIO62"), > + MTK_FUNCTION(1, "TEST_FC") > + ), > + MTK_PIN( > + PINCTRL_PIN(63, "WB_SCLK"), > + "AC23", "mt7623", > + MTK_EINT_FUNCTION(0, 44), > + MTK_FUNCTION(0, "GPIO63"), > + MTK_FUNCTION(1, "WB_SCLK") > + ), > + MTK_PIN( > + PINCTRL_PIN(64, "WB_SDATA"), > + "AB21", "mt7623", > + MTK_EINT_FUNCTION(0, 45), > + MTK_FUNCTION(0, "GPIO64"), > + MTK_FUNCTION(1, "WB_SDATA") > + ), > + MTK_PIN( > + PINCTRL_PIN(65, "WB_SEN"), > + "AB24", "mt7623", > + MTK_EINT_FUNCTION(0, 46), > + MTK_FUNCTION(0, "GPIO65"), > + MTK_FUNCTION(1, "WB_SEN") > + ), > + MTK_PIN( > + PINCTRL_PIN(66, "WB_CRTL0"), > + "AB20", "mt7623", > + MTK_EINT_FUNCTION(0, 47), > + MTK_FUNCTION(0, "GPIO66"), > + MTK_FUNCTION(1, "WB_CRTL0") > + ), > + MTK_PIN( > + PINCTRL_PIN(67, "WB_CRTL1"), > + "AC20", "mt7623", > + MTK_EINT_FUNCTION(0, 48), > + MTK_FUNCTION(0, "GPIO67"), > + MTK_FUNCTION(1, "WB_CRTL1") > + ), > + MTK_PIN( > + PINCTRL_PIN(68, "WB_CRTL2"), > + "AB19", "mt7623", > + MTK_EINT_FUNCTION(0, 49), > + MTK_FUNCTION(0, "GPIO68"), > + MTK_FUNCTION(1, "WB_CRTL2") > + ), > + MTK_PIN( > + PINCTRL_PIN(69, "WB_CRTL3"), > + "AC19", "mt7623", > + MTK_EINT_FUNCTION(0, 50), > + MTK_FUNCTION(0, "GPIO69"), > + MTK_FUNCTION(1, "WB_CRTL3") > + ), > + MTK_PIN( > + PINCTRL_PIN(70, "WB_CRTL4"), > + "AD19", "mt7623", > + MTK_EINT_FUNCTION(0, 51), > + MTK_FUNCTION(0, "GPIO70"), > + MTK_FUNCTION(1, "WB_CRTL4") > + ), > + MTK_PIN( > + PINCTRL_PIN(71, "WB_CRTL5"), > + "AE19", "mt7623", > + MTK_EINT_FUNCTION(0, 52), > + MTK_FUNCTION(0, "GPIO71"), > + MTK_FUNCTION(1, "WB_CRTL5") > + ), > + MTK_PIN( > + PINCTRL_PIN(72, "I2S0_DATA_IN"), > + "AA20", "mt7623", > + MTK_EINT_FUNCTION(0, 53), > + MTK_FUNCTION(0, "GPIO72"), > + MTK_FUNCTION(1, "I2S0_DATA_IN"), > + MTK_FUNCTION(3, "PCM_RX"), > + MTK_FUNCTION(4, "PWM0"), > + MTK_FUNCTION(5, "DISP_PWM"), > + MTK_FUNCTION(6, "AP_I2S_DI") > + ), > + MTK_PIN( > + PINCTRL_PIN(73, "I2S0_LRCK"), > + "Y20", "mt7623", > + MTK_EINT_FUNCTION(0, 54), > + MTK_FUNCTION(0, "GPIO73"), > + MTK_FUNCTION(1, "I2S0_LRCK"), > + MTK_FUNCTION(3, "PCM_SYNC"), > + MTK_FUNCTION(6, "AP_I2S_LRCK") > + ), > + MTK_PIN( > + PINCTRL_PIN(74, "I2S0_BCK"), > + "Y19", "mt7623", > + MTK_EINT_FUNCTION(0, 55), > + MTK_FUNCTION(0, "GPIO74"), > + MTK_FUNCTION(1, "I2S0_BCK"), > + MTK_FUNCTION(3, "PCM_CLK0"), > + MTK_FUNCTION(6, "AP_I2S_BCK") > + ), > + MTK_PIN( > + PINCTRL_PIN(75, "SDA0"), > + "K19", "mt7623", > + MTK_EINT_FUNCTION(0, 56), > + MTK_FUNCTION(0, "GPIO75"), > + MTK_FUNCTION(1, "SDA0") > + ), > + MTK_PIN( > + PINCTRL_PIN(76, "SCL0"), > + "K20", "mt7623", > + MTK_EINT_FUNCTION(0, 57), > + MTK_FUNCTION(0, "GPIO76"), > + MTK_FUNCTION(1, "SCL0") > + ), > + MTK_PIN( > + PINCTRL_PIN(77, "GPIO77"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO77") > + ), > + MTK_PIN( > + PINCTRL_PIN(78, "GPIO78"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO78") > + ), > + MTK_PIN( > + PINCTRL_PIN(79, "GPIO79"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO79") > + ), > + MTK_PIN( > + PINCTRL_PIN(80, "GPIO80"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO80") > + ), > + MTK_PIN( > + PINCTRL_PIN(81, "GPIO81"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO81") > + ), > + MTK_PIN( > + PINCTRL_PIN(82, "GPIO82"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO82") > + ), > + MTK_PIN( > + PINCTRL_PIN(83, "LCM_RST"), > + "V16", "mt7623", > + MTK_EINT_FUNCTION(0, 64), > + MTK_FUNCTION(0, "GPIO83"), > + MTK_FUNCTION(1, "LCM_RST") > + ), > + MTK_PIN( > + PINCTRL_PIN(84, "DSI_TE"), > + "V14", "mt7623", > + MTK_EINT_FUNCTION(0, 65), > + MTK_FUNCTION(0, "GPIO84"), > + MTK_FUNCTION(1, "DSI_TE") > + ), > + MTK_PIN( > + PINCTRL_PIN(85, "GPIO85"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO85") > + ), > + MTK_PIN( > + PINCTRL_PIN(86, "GPIO86"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO86") > + ), > + MTK_PIN( > + PINCTRL_PIN(87, "GPIO87"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO87") > + ), > + MTK_PIN( > + PINCTRL_PIN(88, "GPIO88"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO88") > + ), > + MTK_PIN( > + PINCTRL_PIN(89, "GPIO89"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO89") > + ), > + MTK_PIN( > + PINCTRL_PIN(90, "GPIO90"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO90") > + ), > + MTK_PIN( > + PINCTRL_PIN(91, "GPIO91"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO91") > + ), > + MTK_PIN( > + PINCTRL_PIN(92, "GPIO92"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO92") > + ), > + MTK_PIN( > + PINCTRL_PIN(93, "GPIO93"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO93") > + ), > + MTK_PIN( > + PINCTRL_PIN(94, "GPIO94"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO94") > + ), > + MTK_PIN( > + PINCTRL_PIN(95, "MIPI_TCN"), > + "AB14", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO95"), > + MTK_FUNCTION(1, "TCN") > + ), > + MTK_PIN( > + PINCTRL_PIN(96, "MIPI_TCP"), > + "AC14", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO96"), > + MTK_FUNCTION(1, "TCP") > + ), > + MTK_PIN( > + PINCTRL_PIN(97, "MIPI_TDN1"), > + "AE15", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO97"), > + MTK_FUNCTION(1, "TDN1") > + ), > + MTK_PIN( > + PINCTRL_PIN(98, "MIPI_TDP1"), > + "AD15", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO98"), > + MTK_FUNCTION(1, "TDP1") > + ), > + MTK_PIN( > + PINCTRL_PIN(99, "MIPI_TDN0"), > + "AB15", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO99"), > + MTK_FUNCTION(1, "TDN0") > + ), > + MTK_PIN( > + PINCTRL_PIN(100, "MIPI_TDP0"), > + "AC15", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO100"), > + MTK_FUNCTION(1, "TDP0") > + ), > + MTK_PIN( > + PINCTRL_PIN(101, "GPIO101"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO101") > + ), > + MTK_PIN( > + PINCTRL_PIN(102, "GPIO102"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO102") > + ), > + MTK_PIN( > + PINCTRL_PIN(103, "GPIO103"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO103") > + ), > + MTK_PIN( > + PINCTRL_PIN(104, "GPIO104"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO104") > + ), > + MTK_PIN( > + PINCTRL_PIN(105, "MSDC1_CMD"), > + "AD2", "mt7623", > + MTK_EINT_FUNCTION(0, 78), > + MTK_FUNCTION(0, "GPIO105"), > + MTK_FUNCTION(1, "MSDC1_CMD"), > + MTK_FUNCTION(3, "SDA1"), > + MTK_FUNCTION(6, "I2SOUT_BCK") > + ), > + MTK_PIN( > + PINCTRL_PIN(106, "MSDC1_CLK"), > + "AD3", "mt7623", > + MTK_EINT_FUNCTION(0, 79), > + MTK_FUNCTION(0, "GPIO106"), > + MTK_FUNCTION(1, "MSDC1_CLK"), > + MTK_FUNCTION(3, "SCL1"), > + MTK_FUNCTION(6, "I2SOUT_LRCK") > + ), > + MTK_PIN( > + PINCTRL_PIN(107, "MSDC1_DAT0"), > + "AE2", "mt7623", > + MTK_EINT_FUNCTION(0, 80), > + MTK_FUNCTION(0, "GPIO107"), > + MTK_FUNCTION(1, "MSDC1_DAT0"), > + MTK_FUNCTION(5, "UTXD0"), > + MTK_FUNCTION(6, "I2SOUT_DATA_OUT") > + ), > + MTK_PIN( > + PINCTRL_PIN(108, "MSDC1_DAT1"), > + "AC1", "mt7623", > + MTK_EINT_FUNCTION(0, 81), > + MTK_FUNCTION(0, "GPIO108"), > + MTK_FUNCTION(1, "MSDC1_DAT1"), > + MTK_FUNCTION(3, "PWM0"), > + MTK_FUNCTION(5, "URXD0"), > + MTK_FUNCTION(6, "PWM1") > + ), > + MTK_PIN( > + PINCTRL_PIN(109, "MSDC1_DAT2"), > + "AC3", "mt7623", > + MTK_EINT_FUNCTION(0, 82), > + MTK_FUNCTION(0, "GPIO109"), > + MTK_FUNCTION(1, "MSDC1_DAT2"), > + MTK_FUNCTION(3, "SDA2"), > + MTK_FUNCTION(5, "UTXD1"), > + MTK_FUNCTION(6, "PWM2") > + ), > + MTK_PIN( > + PINCTRL_PIN(110, "MSDC1_DAT3"), > + "AC4", "mt7623", > + MTK_EINT_FUNCTION(0, 83), > + MTK_FUNCTION(0, "GPIO110"), > + MTK_FUNCTION(1, "MSDC1_DAT3"), > + MTK_FUNCTION(3, "SCL2"), > + MTK_FUNCTION(5, "URXD1"), > + MTK_FUNCTION(6, "PWM3") > + ), > + MTK_PIN( > + PINCTRL_PIN(111, "MSDC0_DAT7"), > + "A2", "mt7623", > + MTK_EINT_FUNCTION(0, 84), > + MTK_FUNCTION(0, "GPIO111"), > + MTK_FUNCTION(1, "MSDC0_DAT7"), > + MTK_FUNCTION(4, "NLD7") > + ), > + MTK_PIN( > + PINCTRL_PIN(112, "MSDC0_DAT6"), > + "B3", "mt7623", > + MTK_EINT_FUNCTION(0, 85), > + MTK_FUNCTION(0, "GPIO112"), > + MTK_FUNCTION(1, "MSDC0_DAT6"), > + MTK_FUNCTION(4, "NLD6") > + ), > + MTK_PIN( > + PINCTRL_PIN(113, "MSDC0_DAT5"), > + "C4", "mt7623", > + MTK_EINT_FUNCTION(0, 86), > + MTK_FUNCTION(0, "GPIO113"), > + MTK_FUNCTION(1, "MSDC0_DAT5"), > + MTK_FUNCTION(4, "NLD5") > + ), > + MTK_PIN( > + PINCTRL_PIN(114, "MSDC0_DAT4"), > + "A4", "mt7623", > + MTK_EINT_FUNCTION(0, 87), > + MTK_FUNCTION(0, "GPIO114"), > + MTK_FUNCTION(1, "MSDC0_DAT4"), > + MTK_FUNCTION(4, "NLD4") > + ), > + MTK_PIN( > + PINCTRL_PIN(115, "MSDC0_RSTB"), > + "C5", "mt7623", > + MTK_EINT_FUNCTION(0, 88), > + MTK_FUNCTION(0, "GPIO115"), > + MTK_FUNCTION(1, "MSDC0_RSTB"), > + MTK_FUNCTION(4, "NLD8") > + ), > + MTK_PIN( > + PINCTRL_PIN(116, "MSDC0_CMD"), > + "D5", "mt7623", > + MTK_EINT_FUNCTION(0, 89), > + MTK_FUNCTION(0, "GPIO116"), > + MTK_FUNCTION(1, "MSDC0_CMD"), > + MTK_FUNCTION(4, "NALE") > + ), > + MTK_PIN( > + PINCTRL_PIN(117, "MSDC0_CLK"), > + "B1", "mt7623", > + MTK_EINT_FUNCTION(0, 90), > + MTK_FUNCTION(0, "GPIO117"), > + MTK_FUNCTION(1, "MSDC0_CLK"), > + MTK_FUNCTION(4, "NWEB") > + ), > + MTK_PIN( > + PINCTRL_PIN(118, "MSDC0_DAT3"), > + "D6", "mt7623", > + MTK_EINT_FUNCTION(0, 91), > + MTK_FUNCTION(0, "GPIO118"), > + MTK_FUNCTION(1, "MSDC0_DAT3"), > + MTK_FUNCTION(4, "NLD3") > + ), > + MTK_PIN( > + PINCTRL_PIN(119, "MSDC0_DAT2"), > + "B2", "mt7623", > + MTK_EINT_FUNCTION(0, 92), > + MTK_FUNCTION(0, "GPIO119"), > + MTK_FUNCTION(1, "MSDC0_DAT2"), > + MTK_FUNCTION(4, "NLD2") > + ), > + MTK_PIN( > + PINCTRL_PIN(120, "MSDC0_DAT1"), > + "A3", "mt7623", > + MTK_EINT_FUNCTION(0, 93), > + MTK_FUNCTION(0, "GPIO120"), > + MTK_FUNCTION(1, "MSDC0_DAT1"), > + MTK_FUNCTION(4, "NLD1") > + ), > + MTK_PIN( > + PINCTRL_PIN(121, "MSDC0_DAT0"), > + "B4", "mt7623", > + MTK_EINT_FUNCTION(0, 94), > + MTK_FUNCTION(0, "GPIO121"), > + MTK_FUNCTION(1, "MSDC0_DAT0"), > + MTK_FUNCTION(4, "NLD0"), > + MTK_FUNCTION(5, "WATCHDOG") > + ), > + MTK_PIN( > + PINCTRL_PIN(122, "GPIO122"), > + "H17", "mt7623", > + MTK_EINT_FUNCTION(0, 95), > + MTK_FUNCTION(0, "GPIO122"), > + MTK_FUNCTION(1, "TEST"), > + MTK_FUNCTION(4, "SDA2"), > + MTK_FUNCTION(5, "URXD0") > + ), > + MTK_PIN( > + PINCTRL_PIN(123, "GPIO123"), > + "F17", "mt7623", > + MTK_EINT_FUNCTION(0, 96), > + MTK_FUNCTION(0, "GPIO123"), > + MTK_FUNCTION(1, "TEST"), > + MTK_FUNCTION(4, "SCL2"), > + MTK_FUNCTION(5, "UTXD0") > + ), > + MTK_PIN( > + PINCTRL_PIN(124, "GPIO124"), > + "H18", "mt7623", > + MTK_EINT_FUNCTION(0, 97), > + MTK_FUNCTION(0, "GPIO124"), > + MTK_FUNCTION(1, "TEST"), > + MTK_FUNCTION(4, "SDA1"), > + MTK_FUNCTION(5, "PWM3") > + ), > + MTK_PIN( > + PINCTRL_PIN(125, "GPIO125"), > + "G17", "mt7623", > + MTK_EINT_FUNCTION(0, 98), > + MTK_FUNCTION(0, "GPIO125"), > + MTK_FUNCTION(1, "TEST"), > + MTK_FUNCTION(4, "SCL1"), > + MTK_FUNCTION(5, "PWM4") > + ), > + MTK_PIN( > + PINCTRL_PIN(126, "I2S0_MCLK"), > + "AA19", "mt7623", > + MTK_EINT_FUNCTION(0, 99), > + MTK_FUNCTION(0, "GPIO126"), > + MTK_FUNCTION(1, "I2S0_MCLK"), > + MTK_FUNCTION(6, "AP_I2S_MCLK") > + ), > + MTK_PIN( > + PINCTRL_PIN(127, "GPIO127"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO127") > + ), > + MTK_PIN( > + PINCTRL_PIN(128, "GPIO128"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO128") > + ), > + MTK_PIN( > + PINCTRL_PIN(129, "GPIO129"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO129") > + ), > + MTK_PIN( > + PINCTRL_PIN(130, "GPIO130"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO130") > + ), > + MTK_PIN( > + PINCTRL_PIN(131, "GPIO131"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO131") > + ), > + MTK_PIN( > + PINCTRL_PIN(132, "GPIO132"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO132") > + ), > + MTK_PIN( > + PINCTRL_PIN(133, "GPIO133"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO133") > + ), > + MTK_PIN( > + PINCTRL_PIN(134, "GPIO134"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO134") > + ), > + MTK_PIN( > + PINCTRL_PIN(135, "GPIO135"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO135") > + ), > + MTK_PIN( > + PINCTRL_PIN(136, "GPIO136"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO136") > + ), > + MTK_PIN( > + PINCTRL_PIN(137, "GPIO137"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO137") > + ), > + MTK_PIN( > + PINCTRL_PIN(138, "GPIO138"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO138") > + ), > + MTK_PIN( > + PINCTRL_PIN(139, "GPIO139"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO139") > + ), > + MTK_PIN( > + PINCTRL_PIN(140, "GPIO140"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO140") > + ), > + MTK_PIN( > + PINCTRL_PIN(141, "GPIO141"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO141") > + ), > + MTK_PIN( > + PINCTRL_PIN(142, "GPIO142"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO142") > + ), > + MTK_PIN( > + PINCTRL_PIN(143, "GPIO143"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO143") > + ), > + MTK_PIN( > + PINCTRL_PIN(144, "GPIO144"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO144") > + ), > + MTK_PIN( > + PINCTRL_PIN(145, "GPIO145"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO145") > + ), > + MTK_PIN( > + PINCTRL_PIN(146, "GPIO146"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO146") > + ), > + MTK_PIN( > + PINCTRL_PIN(147, "GPIO147"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO147") > + ), > + MTK_PIN( > + PINCTRL_PIN(148, "GPIO148"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO148") > + ), > + MTK_PIN( > + PINCTRL_PIN(149, "GPIO149"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO149") > + ), > + MTK_PIN( > + PINCTRL_PIN(150, "GPIO150"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO150") > + ), > + MTK_PIN( > + PINCTRL_PIN(151, "GPIO151"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO151") > + ), > + MTK_PIN( > + PINCTRL_PIN(152, "GPIO152"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO152") > + ), > + MTK_PIN( > + PINCTRL_PIN(153, "GPIO153"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO153") > + ), > + MTK_PIN( > + PINCTRL_PIN(154, "GPIO154"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO154") > + ), > + MTK_PIN( > + PINCTRL_PIN(155, "GPIO155"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO155") > + ), > + MTK_PIN( > + PINCTRL_PIN(156, "GPIO156"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO156") > + ), > + MTK_PIN( > + PINCTRL_PIN(157, "GPIO157"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO157") > + ), > + MTK_PIN( > + PINCTRL_PIN(158, "GPIO158"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO158") > + ), > + MTK_PIN( > + PINCTRL_PIN(159, "GPIO159"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO159") > + ), > + MTK_PIN( > + PINCTRL_PIN(160, "GPIO160"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO160") > + ), > + MTK_PIN( > + PINCTRL_PIN(161, "GPIO161"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO161") > + ), > + MTK_PIN( > + PINCTRL_PIN(162, "GPIO162"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO162") > + ), > + MTK_PIN( > + PINCTRL_PIN(163, "GPIO163"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO163") > + ), > + MTK_PIN( > + PINCTRL_PIN(164, "GPIO164"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO164") > + ), > + MTK_PIN( > + PINCTRL_PIN(165, "GPIO165"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO165") > + ), > + MTK_PIN( > + PINCTRL_PIN(166, "GPIO166"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO166") > + ), > + MTK_PIN( > + PINCTRL_PIN(167, "GPIO167"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO167") > + ), > + MTK_PIN( > + PINCTRL_PIN(168, "GPIO168"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO168") > + ), > + MTK_PIN( > + PINCTRL_PIN(169, "GPIO169"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO169") > + ), > + MTK_PIN( > + PINCTRL_PIN(170, "GPIO170"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO170") > + ), > + MTK_PIN( > + PINCTRL_PIN(171, "GPIO171"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO171") > + ), > + MTK_PIN( > + PINCTRL_PIN(172, "GPIO172"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO172") > + ), > + MTK_PIN( > + PINCTRL_PIN(173, "GPIO173"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO173") > + ), > + MTK_PIN( > + PINCTRL_PIN(174, "GPIO174"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO174") > + ), > + MTK_PIN( > + PINCTRL_PIN(175, "GPIO175"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO175") > + ), > + MTK_PIN( > + PINCTRL_PIN(176, "GPIO176"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO176") > + ), > + MTK_PIN( > + PINCTRL_PIN(177, "GPIO177"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO177") > + ), > + MTK_PIN( > + PINCTRL_PIN(178, "GPIO178"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO178") > + ), > + MTK_PIN( > + PINCTRL_PIN(179, "GPIO179"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO179") > + ), > + MTK_PIN( > + PINCTRL_PIN(180, "GPIO180"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO180") > + ), > + MTK_PIN( > + PINCTRL_PIN(181, "GPIO181"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO181") > + ), > + MTK_PIN( > + PINCTRL_PIN(182, "GPIO182"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO182") > + ), > + MTK_PIN( > + PINCTRL_PIN(183, "GPIO183"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO183") > + ), > + MTK_PIN( > + PINCTRL_PIN(184, "GPIO184"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO184") > + ), > + MTK_PIN( > + PINCTRL_PIN(185, "GPIO185"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO185") > + ), > + MTK_PIN( > + PINCTRL_PIN(186, "GPIO186"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO186") > + ), > + MTK_PIN( > + PINCTRL_PIN(187, "GPIO187"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO187") > + ), > + MTK_PIN( > + PINCTRL_PIN(188, "GPIO188"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO188") > + ), > + MTK_PIN( > + PINCTRL_PIN(189, "GPIO189"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO189") > + ), > + MTK_PIN( > + PINCTRL_PIN(190, "GPIO190"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO190") > + ), > + MTK_PIN( > + PINCTRL_PIN(191, "GPIO191"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO191") > + ), > + MTK_PIN( > + PINCTRL_PIN(192, "GPIO192"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO192") > + ), > + MTK_PIN( > + PINCTRL_PIN(193, "GPIO193"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO193") > + ), > + MTK_PIN( > + PINCTRL_PIN(194, "GPIO194"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO194") > + ), > + MTK_PIN( > + PINCTRL_PIN(195, "GPIO195"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO195") > + ), > + MTK_PIN( > + PINCTRL_PIN(196, "GPIO196"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO196") > + ), > + MTK_PIN( > + PINCTRL_PIN(197, "GPIO197"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO197") > + ), > + MTK_PIN( > + PINCTRL_PIN(198, "GPIO198"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO198") > + ), > + MTK_PIN( > + PINCTRL_PIN(199, "SPI1_CK"), > + "E19", "mt7623", > + MTK_EINT_FUNCTION(0, 111), > + MTK_FUNCTION(0, "GPIO199"), > + MTK_FUNCTION(1, "SPI1_CK") > + ), > + MTK_PIN( > + PINCTRL_PIN(200, "URXD2"), > + "K18", "mt7623", > + MTK_EINT_FUNCTION(0, 112), > + MTK_FUNCTION(0, "GPIO200"), > + MTK_FUNCTION(6, "URXD2") > + ), > + MTK_PIN( > + PINCTRL_PIN(201, "UTXD2"), > + "L18", "mt7623", > + MTK_EINT_FUNCTION(0, 113), > + MTK_FUNCTION(0, "GPIO201"), > + MTK_FUNCTION(6, "UTXD2") > + ), > + MTK_PIN( > + PINCTRL_PIN(202, "GPIO202"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO202") > + ), > + MTK_PIN( > + PINCTRL_PIN(203, "PWM0"), > + "AA16", "mt7623", > + MTK_EINT_FUNCTION(0, 115), > + MTK_FUNCTION(0, "GPIO203"), > + MTK_FUNCTION(1, "PWM0"), > + MTK_FUNCTION(2, "DISP_PWM") > + ), > + MTK_PIN( > + PINCTRL_PIN(204, "PWM1"), > + "Y16", "mt7623", > + MTK_EINT_FUNCTION(0, 116), > + MTK_FUNCTION(0, "GPIO204"), > + MTK_FUNCTION(1, "PWM1") > + ), > + MTK_PIN( > + PINCTRL_PIN(205, "PWM2"), > + "AA15", "mt7623", > + MTK_EINT_FUNCTION(0, 117), > + MTK_FUNCTION(0, "GPIO205"), > + MTK_FUNCTION(1, "PWM2") > + ), > + MTK_PIN( > + PINCTRL_PIN(206, "PWM3"), > + "AA17", "mt7623", > + MTK_EINT_FUNCTION(0, 118), > + MTK_FUNCTION(0, "GPIO206"), > + MTK_FUNCTION(1, "PWM3") > + ), > + MTK_PIN( > + PINCTRL_PIN(207, "PWM4"), > + "Y15", "mt7623", > + MTK_EINT_FUNCTION(0, 119), > + MTK_FUNCTION(0, "GPIO207"), > + MTK_FUNCTION(1, "PWM4") > + ), > + MTK_PIN( > + PINCTRL_PIN(208, "AUD_EXT_CK1"), > + "W14", "mt7623", > + MTK_EINT_FUNCTION(0, 120), > + MTK_FUNCTION(0, "GPIO208"), > + MTK_FUNCTION(1, "AUD_EXT_CK1"), > + MTK_FUNCTION(2, "PWM0"), > + MTK_FUNCTION(3, "PCIE0_PERST_N"), > + MTK_FUNCTION(5, "DISP_PWM") > + ), > + MTK_PIN( > + PINCTRL_PIN(209, "AUD_EXT_CK2"), > + "V15", "mt7623", > + MTK_EINT_FUNCTION(0, 121), > + MTK_FUNCTION(0, "GPIO209"), > + MTK_FUNCTION(1, "AUD_EXT_CK2"), > + MTK_FUNCTION(2, "MSDC1_WP"), > + MTK_FUNCTION(3, "PCIE1_PERST_N"), > + MTK_FUNCTION(5, "PWM1") > + ), > + MTK_PIN( > + PINCTRL_PIN(210, "GPIO210"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO210") > + ), > + MTK_PIN( > + PINCTRL_PIN(211, "GPIO211"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO211") > + ), > + MTK_PIN( > + PINCTRL_PIN(212, "GPIO212"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO212") > + ), > + MTK_PIN( > + PINCTRL_PIN(213, "GPIO213"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO213") > + ), > + MTK_PIN( > + PINCTRL_PIN(214, "GPIO214"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO214") > + ), > + MTK_PIN( > + PINCTRL_PIN(215, "GPIO215"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO215") > + ), > + MTK_PIN( > + PINCTRL_PIN(216, "GPIO216"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO216") > + ), > + MTK_PIN( > + PINCTRL_PIN(217, "GPIO217"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO217") > + ), > + MTK_PIN( > + PINCTRL_PIN(218, "GPIO218"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO218") > + ), > + MTK_PIN( > + PINCTRL_PIN(219, "GPIO219"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO219") > + ), > + MTK_PIN( > + PINCTRL_PIN(220, "GPIO220"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO220") > + ), > + MTK_PIN( > + PINCTRL_PIN(221, "GPIO221"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO221") > + ), > + MTK_PIN( > + PINCTRL_PIN(222, "GPIO222"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO222") > + ), > + MTK_PIN( > + PINCTRL_PIN(223, "GPIO223"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO223") > + ), > + MTK_PIN( > + PINCTRL_PIN(224, "GPIO224"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO224") > + ), > + MTK_PIN( > + PINCTRL_PIN(225, "GPIO225"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO225") > + ), > + MTK_PIN( > + PINCTRL_PIN(226, "GPIO226"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO226") > + ), > + MTK_PIN( > + PINCTRL_PIN(227, "GPIO227"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO227") > + ), > + MTK_PIN( > + PINCTRL_PIN(228, "GPIO228"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO228") > + ), > + MTK_PIN( > + PINCTRL_PIN(229, "GPIO229"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO229") > + ), > + MTK_PIN( > + PINCTRL_PIN(230, "GPIO230"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO230") > + ), > + MTK_PIN( > + PINCTRL_PIN(231, "GPIO231"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO231") > + ), > + MTK_PIN( > + PINCTRL_PIN(232, "GPIO232"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO232") > + ), > + MTK_PIN( > + PINCTRL_PIN(233, "GPIO233"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO233") > + ), > + MTK_PIN( > + PINCTRL_PIN(234, "GPIO234"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO234") > + ), > + MTK_PIN( > + PINCTRL_PIN(235, "GPIO235"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO235") > + ), > + MTK_PIN( > + PINCTRL_PIN(236, "EXT_SDIO3"), > + "A8", "mt7623", > + MTK_EINT_FUNCTION(0, 122), > + MTK_FUNCTION(0, "GPIO236"), > + MTK_FUNCTION(1, "EXT_SDIO3"), > + MTK_FUNCTION(2, "IDDIG") > + ), > + MTK_PIN( > + PINCTRL_PIN(237, "EXT_SDIO2"), > + "D8", "mt7623", > + MTK_EINT_FUNCTION(0, 123), > + MTK_FUNCTION(0, "GPIO237"), > + MTK_FUNCTION(1, "EXT_SDIO2"), > + MTK_FUNCTION(2, "DRV_VBUS") > + ), > + MTK_PIN( > + PINCTRL_PIN(238, "EXT_SDIO1"), > + "D9", "mt7623", > + MTK_EINT_FUNCTION(0, 124), > + MTK_FUNCTION(0, "GPIO238"), > + MTK_FUNCTION(1, "EXT_SDIO1") > + ), > + MTK_PIN( > + PINCTRL_PIN(239, "EXT_SDIO0"), > + "B8", "mt7623", > + MTK_EINT_FUNCTION(0, 125), > + MTK_FUNCTION(0, "GPIO239"), > + MTK_FUNCTION(1, "EXT_SDIO0") > + ), > + MTK_PIN( > + PINCTRL_PIN(240, "EXT_XCS"), > + "C9", "mt7623", > + MTK_EINT_FUNCTION(0, 126), > + MTK_FUNCTION(0, "GPIO240"), > + MTK_FUNCTION(1, "EXT_XCS") > + ), > + MTK_PIN( > + PINCTRL_PIN(241, "EXT_SCK"), > + "C8", "mt7623", > + MTK_EINT_FUNCTION(0, 127), > + MTK_FUNCTION(0, "GPIO241"), > + MTK_FUNCTION(1, "EXT_SCK") > + ), > + MTK_PIN( > + PINCTRL_PIN(242, "URTS2"), > + "G18", "mt7623", > + MTK_EINT_FUNCTION(0, 128), > + MTK_FUNCTION(0, "GPIO242"), > + MTK_FUNCTION(1, "URTS2"), > + MTK_FUNCTION(2, "UTXD3"), > + MTK_FUNCTION(3, "URXD3"), > + MTK_FUNCTION(4, "SCL1") > + ), > + MTK_PIN( > + PINCTRL_PIN(243, "UCTS2"), > + "H19", "mt7623", > + MTK_EINT_FUNCTION(0, 129), > + MTK_FUNCTION(0, "GPIO243"), > + MTK_FUNCTION(1, "UCTS2"), > + MTK_FUNCTION(2, "URXD3"), > + MTK_FUNCTION(3, "UTXD3"), > + MTK_FUNCTION(4, "SDA1") > + ), > + MTK_PIN( > + PINCTRL_PIN(244, "GPIO244"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO244") > + ), > + MTK_PIN( > + PINCTRL_PIN(245, "GPIO245"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO245") > + ), > + MTK_PIN( > + PINCTRL_PIN(246, "GPIO246"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO246") > + ), > + MTK_PIN( > + PINCTRL_PIN(247, "GPIO247"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO247") > + ), > + MTK_PIN( > + PINCTRL_PIN(248, "GPIO248"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO248") > + ), > + MTK_PIN( > + PINCTRL_PIN(249, "GPIO249"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO249") > + ), > + MTK_PIN( > + PINCTRL_PIN(250, "GPIO250"), > + "A15", "mt7623", > + MTK_EINT_FUNCTION(0, 135), > + MTK_FUNCTION(0, "GPIO250"), > + MTK_FUNCTION(1, "TEST_MD7"), > + MTK_FUNCTION(6, "PCIE0_CLKREQ_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(251, "GPIO251"), > + "B15", "mt7623", > + MTK_EINT_FUNCTION(0, 136), > + MTK_FUNCTION(0, "GPIO251"), > + MTK_FUNCTION(1, "TEST_MD6"), > + MTK_FUNCTION(6, "PCIE0_WAKE_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(252, "GPIO252"), > + "C16", "mt7623", > + MTK_EINT_FUNCTION(0, 137), > + MTK_FUNCTION(0, "GPIO252"), > + MTK_FUNCTION(1, "TEST_MD5"), > + MTK_FUNCTION(6, "PCIE1_CLKREQ_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(253, "GPIO253"), > + "D17", "mt7623", > + MTK_EINT_FUNCTION(0, 138), > + MTK_FUNCTION(0, "GPIO253"), > + MTK_FUNCTION(1, "TEST_MD4"), > + MTK_FUNCTION(6, "PCIE1_WAKE_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(254, "GPIO254"), > + "D16", "mt7623", > + MTK_EINT_FUNCTION(0, 139), > + MTK_FUNCTION(0, "GPIO254"), > + MTK_FUNCTION(1, "TEST_MD3"), > + MTK_FUNCTION(6, "PCIE2_CLKREQ_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(255, "GPIO255"), > + "C17", "mt7623", > + MTK_EINT_FUNCTION(0, 140), > + MTK_FUNCTION(0, "GPIO255"), > + MTK_FUNCTION(1, "TEST_MD2"), > + MTK_FUNCTION(6, "PCIE2_WAKE_N") > + ), > + MTK_PIN( > + PINCTRL_PIN(256, "GPIO256"), > + "B17", "mt7623", > + MTK_EINT_FUNCTION(0, 141), > + MTK_FUNCTION(0, "GPIO256"), > + MTK_FUNCTION(1, "TEST_MD1") > + ), > + MTK_PIN( > + PINCTRL_PIN(257, "GPIO257"), > + "C15", "mt7623", > + MTK_EINT_FUNCTION(0, 142), > + MTK_FUNCTION(0, "GPIO257"), > + MTK_FUNCTION(1, "TEST_MD0") > + ), > + MTK_PIN( > + PINCTRL_PIN(258, "GPIO258"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO258") > + ), > + MTK_PIN( > + PINCTRL_PIN(259, "GPIO259"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO259") > + ), > + MTK_PIN( > + PINCTRL_PIN(260, "GPIO260"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO260") > + ), > + MTK_PIN( > + PINCTRL_PIN(261, "MSDC1_INS"), > + "AD1", "mt7623", > + MTK_EINT_FUNCTION(0, 146), > + MTK_FUNCTION(0, "GPIO261"), > + MTK_FUNCTION(1, "MSDC1_INS") > + ), > + MTK_PIN( > + PINCTRL_PIN(262, "G2_TXEN"), > + "A23", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO262"), > + MTK_FUNCTION(1, "G2_TXEN") > + ), > + MTK_PIN( > + PINCTRL_PIN(263, "G2_TXD3"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO263"), > + MTK_FUNCTION(1, "G2_TXD3") > + ), > + MTK_PIN( > + PINCTRL_PIN(264, "G2_TXD2"), > + "C24", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO264"), > + MTK_FUNCTION(1, "G2_TXD2") > + ), > + MTK_PIN( > + PINCTRL_PIN(265, "G2_TXD1"), > + "B25", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO265"), > + MTK_FUNCTION(1, "G2_TXD1") > + ), > + MTK_PIN( > + PINCTRL_PIN(266, "G2_TXD0"), > + "A24", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO266"), > + MTK_FUNCTION(1, "G2_TXD0") > + ), > + MTK_PIN( > + PINCTRL_PIN(267, "G2_TXCLK"), > + "C23", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO267"), > + MTK_FUNCTION(1, "G2_TXC") > + ), > + MTK_PIN( > + PINCTRL_PIN(268, "G2_RXCLK"), > + "B23", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO268"), > + MTK_FUNCTION(1, "G2_RXC") > + ), > + MTK_PIN( > + PINCTRL_PIN(269, "G2_RXD0"), > + "D21", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO269"), > + MTK_FUNCTION(1, "G2_RXD0") > + ), > + MTK_PIN( > + PINCTRL_PIN(270, "G2_RXD1"), > + "B22", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO270"), > + MTK_FUNCTION(1, "G2_RXD1") > + ), > + MTK_PIN( > + PINCTRL_PIN(271, "G2_RXD2"), > + "A22", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO271"), > + MTK_FUNCTION(1, "G2_RXD2") > + ), > + MTK_PIN( > + PINCTRL_PIN(272, "G2_RXD3"), > + "C22", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO272"), > + MTK_FUNCTION(1, "G2_RXD3") > + ), > + MTK_PIN( > + PINCTRL_PIN(273, "GPIO273"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO273") > + ), > + MTK_PIN( > + PINCTRL_PIN(274, "G2_RXDV"), > + "C21", "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO274"), > + MTK_FUNCTION(1, "G2_RXDV") > + ), > + MTK_PIN( > + PINCTRL_PIN(275, "G2_MDC"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO275"), > + MTK_FUNCTION(1, "MDC") > + ), > + MTK_PIN( > + PINCTRL_PIN(276, "G2_MDIO"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO276"), > + MTK_FUNCTION(1, "MDIO") > + ), > + MTK_PIN( > + PINCTRL_PIN(277, "GPIO277"), > + NULL, "mt7623", > + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), > + MTK_FUNCTION(0, "GPIO277") > + ), > + MTK_PIN( > + PINCTRL_PIN(278, "JTAG_RESET"), > + "H20", "mt7623", > + MTK_EINT_FUNCTION(0, 147), > + MTK_FUNCTION(0, "GPIO278"), > + MTK_FUNCTION(1, "JTAG_RESET") > + ), > +}; > + > +#endif /* __PINCTRL_MTK_MT7623_H */ > diff --git a/include/dt-bindings/pinctrl/mt7623-pinfunc.h b/include/dt-bindings/pinctrl/mt7623-pinfunc.h > new file mode 100644 > index 0000000..d8a0f2e > --- /dev/null > +++ b/include/dt-bindings/pinctrl/mt7623-pinfunc.h > @@ -0,0 +1,520 @@ > +#ifndef __DTS_MT7623_PINFUNC_H > +#define __DTS_MT7623_PINFUNC_H > + > +#include <dt-bindings/pinctrl/mt65xx.h> > + > +#define MT7623_PIN_0_PWRAP_SPI0_MI_FUNC_GPIO0 (MTK_PIN_NO(0) | 0) > +#define MT7623_PIN_0_PWRAP_SPI0_MI_FUNC_PWRAP_SPIDO (MTK_PIN_NO(0) | 1) > +#define MT7623_PIN_0_PWRAP_SPI0_MI_FUNC_PWRAP_SPIDI (MTK_PIN_NO(0) | 2) > + > +#define MT7623_PIN_1_PWRAP_SPI0_MO_FUNC_GPIO1 (MTK_PIN_NO(1) | 0) > +#define MT7623_PIN_1_PWRAP_SPI0_MO_FUNC_PWRAP_SPIDI (MTK_PIN_NO(1) | 1) > +#define MT7623_PIN_1_PWRAP_SPI0_MO_FUNC_PWRAP_SPIDO (MTK_PIN_NO(1) | 2) > + > +#define MT7623_PIN_2_PWRAP_INT_FUNC_GPIO2 (MTK_PIN_NO(2) | 0) > +#define MT7623_PIN_2_PWRAP_INT_FUNC_PWRAP_INT (MTK_PIN_NO(2) | 1) > + > +#define MT7623_PIN_3_PWRAP_SPI0_CK_FUNC_GPIO3 (MTK_PIN_NO(3) | 0) > +#define MT7623_PIN_3_PWRAP_SPI0_CK_FUNC_PWRAP_SPICK_I (MTK_PIN_NO(3) | 1) > + > +#define MT7623_PIN_4_PWRAP_SPI0_CSN_FUNC_GPIO4 (MTK_PIN_NO(4) | 0) > +#define MT7623_PIN_4_PWRAP_SPI0_CSN_FUNC_PWRAP_SPICS_B_I (MTK_PIN_NO(4) | 1) > + > +#define MT7623_PIN_5_PWRAP_SPI0_CK2_FUNC_GPIO5 (MTK_PIN_NO(5) | 0) > +#define MT7623_PIN_5_PWRAP_SPI0_CK2_FUNC_PWRAP_SPICK2_I (MTK_PIN_NO(5) | 1) > + > +#define MT7623_PIN_6_PWRAP_SPI0_CSN2_FUNC_GPIO6 (MTK_PIN_NO(6) | 0) > +#define MT7623_PIN_6_PWRAP_SPI0_CSN2_FUNC_PWRAP_SPICS2_B_I (MTK_PIN_NO(6) | 1) > + > +#define MT7623_PIN_7_SPI1_CSN_FUNC_GPIO7 (MTK_PIN_NO(7) | 0) > +#define MT7623_PIN_7_SPI1_CSN_FUNC_SPI1_CS (MTK_PIN_NO(7) | 1) > + > +#define MT7623_PIN_8_SPI1_MI_FUNC_GPIO8 (MTK_PIN_NO(8) | 0) > +#define MT7623_PIN_8_SPI1_MI_FUNC_SPI1_MI (MTK_PIN_NO(8) | 1) > +#define MT7623_PIN_8_SPI1_MI_FUNC_SPI1_MO (MTK_PIN_NO(8) | 2) > + > +#define MT7623_PIN_9_SPI1_MO_FUNC_GPIO9 (MTK_PIN_NO(9) | 0) > +#define MT7623_PIN_9_SPI1_MO_FUNC_SPI1_MO (MTK_PIN_NO(9) | 1) > +#define MT7623_PIN_9_SPI1_MO_FUNC_SPI1_MI (MTK_PIN_NO(9) | 2) > + > +#define MT7623_PIN_10_RTC32K_CK_FUNC_GPIO10 (MTK_PIN_NO(10) | 0) > +#define MT7623_PIN_10_RTC32K_CK_FUNC_RTC32K_CK (MTK_PIN_NO(10) | 1) > + > +#define MT7623_PIN_11_WATCHDOG_FUNC_GPIO11 (MTK_PIN_NO(11) | 0) > +#define MT7623_PIN_11_WATCHDOG_FUNC_WATCHDOG (MTK_PIN_NO(11) | 1) > + > +#define MT7623_PIN_12_SRCLKENA_FUNC_GPIO12 (MTK_PIN_NO(12) | 0) > +#define MT7623_PIN_12_SRCLKENA_FUNC_SRCLKENA (MTK_PIN_NO(12) | 1) > + > +#define MT7623_PIN_13_SRCLKENAI_FUNC_GPIO13 (MTK_PIN_NO(13) | 0) > +#define MT7623_PIN_13_SRCLKENAI_FUNC_SRCLKENAI (MTK_PIN_NO(13) | 1) > + > +#define MT7623_PIN_14_GPIO14_FUNC_GPIO14 (MTK_PIN_NO(14) | 0) > +#define MT7623_PIN_14_GPIO14_FUNC_URXD2 (MTK_PIN_NO(14) | 1) > +#define MT7623_PIN_14_GPIO14_FUNC_UTXD2 (MTK_PIN_NO(14) | 2) > + > +#define MT7623_PIN_15_GPIO15_FUNC_GPIO15 (MTK_PIN_NO(15) | 0) > +#define MT7623_PIN_15_GPIO15_FUNC_UTXD2 (MTK_PIN_NO(15) | 1) > +#define MT7623_PIN_15_GPIO15_FUNC_URXD2 (MTK_PIN_NO(15) | 2) > + > +#define MT7623_PIN_18_PCM_CLK_FUNC_GPIO18 (MTK_PIN_NO(18) | 0) > +#define MT7623_PIN_18_PCM_CLK_FUNC_PCM_CLK0 (MTK_PIN_NO(18) | 1) > +#define MT7623_PIN_18_PCM_CLK_FUNC_AP_PCM_CLKO (MTK_PIN_NO(18) | 6) > + > +#define MT7623_PIN_19_PCM_SYNC_FUNC_GPIO19 (MTK_PIN_NO(19) | 0) > +#define MT7623_PIN_19_PCM_SYNC_FUNC_PCM_SYNC (MTK_PIN_NO(19) | 1) > +#define MT7623_PIN_19_PCM_SYNC_FUNC_AP_PCM_SYNC (MTK_PIN_NO(19) | 6) > + > +#define MT7623_PIN_20_PCM_RX_FUNC_GPIO20 (MTK_PIN_NO(20) | 0) > +#define MT7623_PIN_20_PCM_RX_FUNC_PCM_RX (MTK_PIN_NO(20) | 1) > +#define MT7623_PIN_20_PCM_RX_FUNC_PCM_TX (MTK_PIN_NO(20) | 4) > +#define MT7623_PIN_20_PCM_RX_FUNC_AP_PCM_RX (MTK_PIN_NO(20) | 6) > + > +#define MT7623_PIN_21_PCM_TX_FUNC_GPIO21 (MTK_PIN_NO(21) | 0) > +#define MT7623_PIN_21_PCM_TX_FUNC_PCM_TX (MTK_PIN_NO(21) | 1) > +#define MT7623_PIN_21_PCM_TX_FUNC_PCM_RX (MTK_PIN_NO(21) | 4) > +#define MT7623_PIN_21_PCM_TX_FUNC_AP_PCM_TX (MTK_PIN_NO(21) | 6) > + > +#define MT7623_PIN_22_EINT0_FUNC_GPIO22 (MTK_PIN_NO(22) | 0) > +#define MT7623_PIN_22_EINT0_FUNC_UCTS0 (MTK_PIN_NO(22) | 1) > +#define MT7623_PIN_22_EINT0_FUNC_PCIE0_PERST_N (MTK_PIN_NO(22) | 2) > + > +#define MT7623_PIN_23_EINT1_FUNC_GPIO23 (MTK_PIN_NO(23) | 0) > +#define MT7623_PIN_23_EINT1_FUNC_URTS0 (MTK_PIN_NO(23) | 1) > +#define MT7623_PIN_23_EINT1_FUNC_PCIE1_PERST_N (MTK_PIN_NO(23) | 2) > + > +#define MT7623_PIN_24_EINT2_FUNC_GPIO24 (MTK_PIN_NO(24) | 0) > +#define MT7623_PIN_24_EINT2_FUNC_UCTS1 (MTK_PIN_NO(24) | 1) > +#define MT7623_PIN_24_EINT2_FUNC_PCIE2_PERST_N (MTK_PIN_NO(24) | 2) > + > +#define MT7623_PIN_25_EINT3_FUNC_GPIO25 (MTK_PIN_NO(25) | 0) > +#define MT7623_PIN_25_EINT3_FUNC_URTS1 (MTK_PIN_NO(25) | 1) > + > +#define MT7623_PIN_26_EINT4_FUNC_GPIO26 (MTK_PIN_NO(26) | 0) > +#define MT7623_PIN_26_EINT4_FUNC_UCTS3 (MTK_PIN_NO(26) | 1) > +#define MT7623_PIN_26_EINT4_FUNC_PCIE2_WAKE_N (MTK_PIN_NO(26) | 6) > + > +#define MT7623_PIN_27_EINT5_FUNC_GPIO27 (MTK_PIN_NO(27) | 0) > +#define MT7623_PIN_27_EINT5_FUNC_URTS3 (MTK_PIN_NO(27) | 1) > +#define MT7623_PIN_27_EINT5_FUNC_PCIE1_WAKE_N (MTK_PIN_NO(27) | 6) > + > +#define MT7623_PIN_28_EINT6_FUNC_GPIO28 (MTK_PIN_NO(28) | 0) > +#define MT7623_PIN_28_EINT6_FUNC_DRV_VBUS (MTK_PIN_NO(28) | 1) > +#define MT7623_PIN_28_EINT6_FUNC_PCIE0_WAKE_N (MTK_PIN_NO(28) | 6) > + > +#define MT7623_PIN_29_EINT7_FUNC_GPIO29 (MTK_PIN_NO(29) | 0) > +#define MT7623_PIN_29_EINT7_FUNC_IDDIG (MTK_PIN_NO(29) | 1) > +#define MT7623_PIN_29_EINT7_FUNC_MSDC1_WP (MTK_PIN_NO(29) | 2) > +#define MT7623_PIN_29_EINT7_FUNC_PCIE2_PERST_N (MTK_PIN_NO(29) | 6) > + > +#define MT7623_PIN_33_I2S1_DATA_FUNC_GPIO33 (MTK_PIN_NO(33) | 0) > +#define MT7623_PIN_33_I2S1_DATA_FUNC_I2S1_DATA (MTK_PIN_NO(33) | 1) > +#define MT7623_PIN_33_I2S1_DATA_FUNC_PCM_TX (MTK_PIN_NO(33) | 3) > +#define MT7623_PIN_33_I2S1_DATA_FUNC_AP_PCM_TX (MTK_PIN_NO(33) | 6) > + > +#define MT7623_PIN_34_I2S1_DATA_IN_FUNC_GPIO34 (MTK_PIN_NO(34) | 0) > +#define MT7623_PIN_34_I2S1_DATA_IN_FUNC_I2S1_DATA_IN (MTK_PIN_NO(34) | 1) > +#define MT7623_PIN_34_I2S1_DATA_IN_FUNC_PCM_RX (MTK_PIN_NO(34) | 3) > +#define MT7623_PIN_34_I2S1_DATA_IN_FUNC_AP_PCM_RX (MTK_PIN_NO(34) | 6) > + > +#define MT7623_PIN_35_I2S1_BCK_FUNC_GPIO35 (MTK_PIN_NO(35) | 0) > +#define MT7623_PIN_35_I2S1_BCK_FUNC_I2S1_BCK (MTK_PIN_NO(35) | 1) > +#define MT7623_PIN_35_I2S1_BCK_FUNC_PCM_CLK0 (MTK_PIN_NO(35) | 3) > +#define MT7623_PIN_35_I2S1_BCK_FUNC_AP_PCM_CLKO (MTK_PIN_NO(35) | 6) > + > +#define MT7623_PIN_36_I2S1_LRCK_FUNC_GPIO36 (MTK_PIN_NO(36) | 0) > +#define MT7623_PIN_36_I2S1_LRCK_FUNC_I2S1_LRCK (MTK_PIN_NO(36) | 1) > +#define MT7623_PIN_36_I2S1_LRCK_FUNC_PCM_SYNC (MTK_PIN_NO(36) | 3) > +#define MT7623_PIN_36_I2S1_LRCK_FUNC_AP_PCM_SYNC (MTK_PIN_NO(36) | 6) > + > +#define MT7623_PIN_37_I2S1_MCLK_FUNC_GPIO37 (MTK_PIN_NO(37) | 0) > +#define MT7623_PIN_37_I2S1_MCLK_FUNC_I2S1_MCLK (MTK_PIN_NO(37) | 1) > + > +#define MT7623_PIN_39_JTMS_FUNC_GPIO39 (MTK_PIN_NO(39) | 0) > +#define MT7623_PIN_39_JTMS_FUNC_JTMS (MTK_PIN_NO(39) | 1) > + > +#define MT7623_PIN_40_JTCK_FUNC_GPIO40 (MTK_PIN_NO(40) | 0) > +#define MT7623_PIN_40_JTCK_FUNC_JTCK (MTK_PIN_NO(40) | 1) > + > +#define MT7623_PIN_41_JTDI_FUNC_GPIO41 (MTK_PIN_NO(41) | 0) > +#define MT7623_PIN_41_JTDI_FUNC_JTDI (MTK_PIN_NO(41) | 1) > + > +#define MT7623_PIN_42_JTDO_FUNC_GPIO42 (MTK_PIN_NO(42) | 0) > +#define MT7623_PIN_42_JTDO_FUNC_JTDO (MTK_PIN_NO(42) | 1) > + > +#define MT7623_PIN_43_NCLE_FUNC_GPIO43 (MTK_PIN_NO(43) | 0) > +#define MT7623_PIN_43_NCLE_FUNC_NCLE (MTK_PIN_NO(43) | 1) > +#define MT7623_PIN_43_NCLE_FUNC_EXT_XCS2 (MTK_PIN_NO(43) | 2) > + > +#define MT7623_PIN_44_NCEB1_FUNC_GPIO44 (MTK_PIN_NO(44) | 0) > +#define MT7623_PIN_44_NCEB1_FUNC_NCEB1 (MTK_PIN_NO(44) | 1) > +#define MT7623_PIN_44_NCEB1_FUNC_IDDIG (MTK_PIN_NO(44) | 2) > + > +#define MT7623_PIN_45_NCEB0_FUNC_GPIO45 (MTK_PIN_NO(45) | 0) > +#define MT7623_PIN_45_NCEB0_FUNC_NCEB0 (MTK_PIN_NO(45) | 1) > +#define MT7623_PIN_45_NCEB0_FUNC_DRV_VBUS (MTK_PIN_NO(45) | 2) > + > +#define MT7623_PIN_46_IR_FUNC_GPIO46 (MTK_PIN_NO(46) | 0) > +#define MT7623_PIN_46_IR_FUNC_IR (MTK_PIN_NO(46) | 1) > + > +#define MT7623_PIN_47_NREB_FUNC_GPIO47 (MTK_PIN_NO(47) | 0) > +#define MT7623_PIN_47_NREB_FUNC_NREB (MTK_PIN_NO(47) | 1) > + > +#define MT7623_PIN_48_NRNB_FUNC_GPIO48 (MTK_PIN_NO(48) | 0) > +#define MT7623_PIN_48_NRNB_FUNC_NRNB (MTK_PIN_NO(48) | 1) > + > +#define MT7623_PIN_49_I2S0_DATA_FUNC_GPIO49 (MTK_PIN_NO(49) | 0) > +#define MT7623_PIN_49_I2S0_DATA_FUNC_I2S0_DATA (MTK_PIN_NO(49) | 1) > +#define MT7623_PIN_49_I2S0_DATA_FUNC_PCM_TX (MTK_PIN_NO(49) | 3) > +#define MT7623_PIN_49_I2S0_DATA_FUNC_AP_I2S_DO (MTK_PIN_NO(49) | 6) > + > +#define MT7623_PIN_53_SPI0_CSN_FUNC_GPIO53 (MTK_PIN_NO(53) | 0) > +#define MT7623_PIN_53_SPI0_CSN_FUNC_SPI0_CS (MTK_PIN_NO(53) | 1) > +#define MT7623_PIN_53_SPI0_CSN_FUNC_PWM1 (MTK_PIN_NO(53) | 5) > + > +#define MT7623_PIN_54_SPI0_CK_FUNC_GPIO54 (MTK_PIN_NO(54) | 0) > +#define MT7623_PIN_54_SPI0_CK_FUNC_SPI0_CK (MTK_PIN_NO(54) | 1) > + > +#define MT7623_PIN_55_SPI0_MI_FUNC_GPIO55 (MTK_PIN_NO(55) | 0) > +#define MT7623_PIN_55_SPI0_MI_FUNC_SPI0_MI (MTK_PIN_NO(55) | 1) > +#define MT7623_PIN_55_SPI0_MI_FUNC_SPI0_MO (MTK_PIN_NO(55) | 2) > +#define MT7623_PIN_55_SPI0_MI_FUNC_MSDC1_WP (MTK_PIN_NO(55) | 3) > +#define MT7623_PIN_55_SPI0_MI_FUNC_PWM2 (MTK_PIN_NO(55) | 5) > + > +#define MT7623_PIN_56_SPI0_MO_FUNC_GPIO56 (MTK_PIN_NO(56) | 0) > +#define MT7623_PIN_56_SPI0_MO_FUNC_SPI0_MO (MTK_PIN_NO(56) | 1) > +#define MT7623_PIN_56_SPI0_MO_FUNC_SPI0_MI (MTK_PIN_NO(56) | 2) > + > +#define MT7623_PIN_60_WB_RSTB_FUNC_GPIO60 (MTK_PIN_NO(60) | 0) > +#define MT7623_PIN_60_WB_RSTB_FUNC_WB_RSTB (MTK_PIN_NO(60) | 1) > + > +#define MT7623_PIN_61_GPIO61_FUNC_GPIO61 (MTK_PIN_NO(61) | 0) > +#define MT7623_PIN_61_GPIO61_FUNC_TEST_FD (MTK_PIN_NO(61) | 1) > + > +#define MT7623_PIN_62_GPIO62_FUNC_GPIO62 (MTK_PIN_NO(62) | 0) > +#define MT7623_PIN_62_GPIO62_FUNC_TEST_FC (MTK_PIN_NO(62) | 1) > + > +#define MT7623_PIN_63_WB_SCLK_FUNC_GPIO63 (MTK_PIN_NO(63) | 0) > +#define MT7623_PIN_63_WB_SCLK_FUNC_WB_SCLK (MTK_PIN_NO(63) | 1) > + > +#define MT7623_PIN_64_WB_SDATA_FUNC_GPIO64 (MTK_PIN_NO(64) | 0) > +#define MT7623_PIN_64_WB_SDATA_FUNC_WB_SDATA (MTK_PIN_NO(64) | 1) > + > +#define MT7623_PIN_65_WB_SEN_FUNC_GPIO65 (MTK_PIN_NO(65) | 0) > +#define MT7623_PIN_65_WB_SEN_FUNC_WB_SEN (MTK_PIN_NO(65) | 1) > + > +#define MT7623_PIN_66_WB_CRTL0_FUNC_GPIO66 (MTK_PIN_NO(66) | 0) > +#define MT7623_PIN_66_WB_CRTL0_FUNC_WB_CRTL0 (MTK_PIN_NO(66) | 1) > + > +#define MT7623_PIN_67_WB_CRTL1_FUNC_GPIO67 (MTK_PIN_NO(67) | 0) > +#define MT7623_PIN_67_WB_CRTL1_FUNC_WB_CRTL1 (MTK_PIN_NO(67) | 1) > + > +#define MT7623_PIN_68_WB_CRTL2_FUNC_GPIO68 (MTK_PIN_NO(68) | 0) > +#define MT7623_PIN_68_WB_CRTL2_FUNC_WB_CRTL2 (MTK_PIN_NO(68) | 1) > + > +#define MT7623_PIN_69_WB_CRTL3_FUNC_GPIO69 (MTK_PIN_NO(69) | 0) > +#define MT7623_PIN_69_WB_CRTL3_FUNC_WB_CRTL3 (MTK_PIN_NO(69) | 1) > + > +#define MT7623_PIN_70_WB_CRTL4_FUNC_GPIO70 (MTK_PIN_NO(70) | 0) > +#define MT7623_PIN_70_WB_CRTL4_FUNC_WB_CRTL4 (MTK_PIN_NO(70) | 1) > + > +#define MT7623_PIN_71_WB_CRTL5_FUNC_GPIO71 (MTK_PIN_NO(71) | 0) > +#define MT7623_PIN_71_WB_CRTL5_FUNC_WB_CRTL5 (MTK_PIN_NO(71) | 1) > + > +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_GPIO72 (MTK_PIN_NO(72) | 0) > +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_I2S0_DATA_IN (MTK_PIN_NO(72) | 1) > +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_PCM_RX (MTK_PIN_NO(72) | 3) > +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_PWM0 (MTK_PIN_NO(72) | 4) > +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_DISP_PWM (MTK_PIN_NO(72) | 5) > +#define MT7623_PIN_72_I2S0_DATA_IN_FUNC_AP_I2S_DI (MTK_PIN_NO(72) | 6) > + > +#define MT7623_PIN_73_I2S0_LRCK_FUNC_GPIO73 (MTK_PIN_NO(73) | 0) > +#define MT7623_PIN_73_I2S0_LRCK_FUNC_I2S0_LRCK (MTK_PIN_NO(73) | 1) > +#define MT7623_PIN_73_I2S0_LRCK_FUNC_PCM_SYNC (MTK_PIN_NO(73) | 3) > +#define MT7623_PIN_73_I2S0_LRCK_FUNC_AP_I2S_LRCK (MTK_PIN_NO(73) | 6) > + > +#define MT7623_PIN_74_I2S0_BCK_FUNC_GPIO74 (MTK_PIN_NO(74) | 0) > +#define MT7623_PIN_74_I2S0_BCK_FUNC_I2S0_BCK (MTK_PIN_NO(74) | 1) > +#define MT7623_PIN_74_I2S0_BCK_FUNC_PCM_CLK0 (MTK_PIN_NO(74) | 3) > +#define MT7623_PIN_74_I2S0_BCK_FUNC_AP_I2S_BCK (MTK_PIN_NO(74) | 6) > + > +#define MT7623_PIN_75_SDA0_FUNC_GPIO75 (MTK_PIN_NO(75) | 0) > +#define MT7623_PIN_75_SDA0_FUNC_SDA0 (MTK_PIN_NO(75) | 1) > + > +#define MT7623_PIN_76_SCL0_FUNC_GPIO76 (MTK_PIN_NO(76) | 0) > +#define MT7623_PIN_76_SCL0_FUNC_SCL0 (MTK_PIN_NO(76) | 1) > + > +#define MT7623_PIN_83_LCM_RST_FUNC_GPIO83 (MTK_PIN_NO(83) | 0) > +#define MT7623_PIN_83_LCM_RST_FUNC_LCM_RST (MTK_PIN_NO(83) | 1) > + > +#define MT7623_PIN_84_DSI_TE_FUNC_GPIO84 (MTK_PIN_NO(84) | 0) > +#define MT7623_PIN_84_DSI_TE_FUNC_DSI_TE (MTK_PIN_NO(84) | 1) > + > +#define MT7623_PIN_95_MIPI_TCN_FUNC_GPIO95 (MTK_PIN_NO(95) | 0) > +#define MT7623_PIN_95_MIPI_TCN_FUNC_TCN (MTK_PIN_NO(95) | 1) > + > +#define MT7623_PIN_96_MIPI_TCP_FUNC_GPIO96 (MTK_PIN_NO(96) | 0) > +#define MT7623_PIN_96_MIPI_TCP_FUNC_TCP (MTK_PIN_NO(96) | 1) > + > +#define MT7623_PIN_97_MIPI_TDN1_FUNC_GPIO97 (MTK_PIN_NO(97) | 0) > +#define MT7623_PIN_97_MIPI_TDN1_FUNC_TDN1 (MTK_PIN_NO(97) | 1) > + > +#define MT7623_PIN_98_MIPI_TDP1_FUNC_GPIO98 (MTK_PIN_NO(98) | 0) > +#define MT7623_PIN_98_MIPI_TDP1_FUNC_TDP1 (MTK_PIN_NO(98) | 1) > + > +#define MT7623_PIN_99_MIPI_TDN0_FUNC_GPIO99 (MTK_PIN_NO(99) | 0) > +#define MT7623_PIN_99_MIPI_TDN0_FUNC_TDN0 (MTK_PIN_NO(99) | 1) > + > +#define MT7623_PIN_100_MIPI_TDP0_FUNC_GPIO100 (MTK_PIN_NO(100) | 0) > +#define MT7623_PIN_100_MIPI_TDP0_FUNC_TDP0 (MTK_PIN_NO(100) | 1) > + > +#define MT7623_PIN_105_MSDC1_CMD_FUNC_GPIO105 (MTK_PIN_NO(105) | 0) > +#define MT7623_PIN_105_MSDC1_CMD_FUNC_MSDC1_CMD (MTK_PIN_NO(105) | 1) > +#define MT7623_PIN_105_MSDC1_CMD_FUNC_SDA1 (MTK_PIN_NO(105) | 3) > +#define MT7623_PIN_105_MSDC1_CMD_FUNC_I2SOUT_BCK (MTK_PIN_NO(105) | 6) > + > +#define MT7623_PIN_106_MSDC1_CLK_FUNC_GPIO106 (MTK_PIN_NO(106) | 0) > +#define MT7623_PIN_106_MSDC1_CLK_FUNC_MSDC1_CLK (MTK_PIN_NO(106) | 1) > +#define MT7623_PIN_106_MSDC1_CLK_FUNC_SCL1 (MTK_PIN_NO(106) | 3) > +#define MT7623_PIN_106_MSDC1_CLK_FUNC_I2SOUT_LRCK (MTK_PIN_NO(106) | 6) > + > +#define MT7623_PIN_107_MSDC1_DAT0_FUNC_GPIO107 (MTK_PIN_NO(107) | 0) > +#define MT7623_PIN_107_MSDC1_DAT0_FUNC_MSDC1_DAT0 (MTK_PIN_NO(107) | 1) > +#define MT7623_PIN_107_MSDC1_DAT0_FUNC_UTXD0 (MTK_PIN_NO(107) | 5) > +#define MT7623_PIN_107_MSDC1_DAT0_FUNC_I2SOUT_DATA_OUT (MTK_PIN_NO(107) | 6) > + > +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_GPIO108 (MTK_PIN_NO(108) | 0) > +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_MSDC1_DAT1 (MTK_PIN_NO(108) | 1) > +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_PWM0 (MTK_PIN_NO(108) | 3) > +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_URXD0 (MTK_PIN_NO(108) | 5) > +#define MT7623_PIN_108_MSDC1_DAT1_FUNC_PWM1 (MTK_PIN_NO(108) | 6) > + > +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_GPIO109 (MTK_PIN_NO(109) | 0) > +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_MSDC1_DAT2 (MTK_PIN_NO(109) | 1) > +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_SDA2 (MTK_PIN_NO(109) | 3) > +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_UTXD1 (MTK_PIN_NO(109) | 5) > +#define MT7623_PIN_109_MSDC1_DAT2_FUNC_PWM2 (MTK_PIN_NO(109) | 6) > + > +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_GPIO110 (MTK_PIN_NO(110) | 0) > +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_MSDC1_DAT3 (MTK_PIN_NO(110) | 1) > +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_SCL2 (MTK_PIN_NO(110) | 3) > +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_URXD1 (MTK_PIN_NO(110) | 5) > +#define MT7623_PIN_110_MSDC1_DAT3_FUNC_PWM3 (MTK_PIN_NO(110) | 6) > + > +#define MT7623_PIN_111_MSDC0_DAT7_FUNC_GPIO111 (MTK_PIN_NO(111) | 0) > +#define MT7623_PIN_111_MSDC0_DAT7_FUNC_MSDC0_DAT7 (MTK_PIN_NO(111) | 1) > +#define MT7623_PIN_111_MSDC0_DAT7_FUNC_NLD7 (MTK_PIN_NO(111) | 4) > + > +#define MT7623_PIN_112_MSDC0_DAT6_FUNC_GPIO112 (MTK_PIN_NO(112) | 0) > +#define MT7623_PIN_112_MSDC0_DAT6_FUNC_MSDC0_DAT6 (MTK_PIN_NO(112) | 1) > +#define MT7623_PIN_112_MSDC0_DAT6_FUNC_NLD6 (MTK_PIN_NO(112) | 4) > + > +#define MT7623_PIN_113_MSDC0_DAT5_FUNC_GPIO113 (MTK_PIN_NO(113) | 0) > +#define MT7623_PIN_113_MSDC0_DAT5_FUNC_MSDC0_DAT5 (MTK_PIN_NO(113) | 1) > +#define MT7623_PIN_113_MSDC0_DAT5_FUNC_NLD5 (MTK_PIN_NO(113) | 4) > + > +#define MT7623_PIN_114_MSDC0_DAT4_FUNC_GPIO114 (MTK_PIN_NO(114) | 0) > +#define MT7623_PIN_114_MSDC0_DAT4_FUNC_MSDC0_DAT4 (MTK_PIN_NO(114) | 1) > +#define MT7623_PIN_114_MSDC0_DAT4_FUNC_NLD4 (MTK_PIN_NO(114) | 4) > + > +#define MT7623_PIN_115_MSDC0_RSTB_FUNC_GPIO115 (MTK_PIN_NO(115) | 0) > +#define MT7623_PIN_115_MSDC0_RSTB_FUNC_MSDC0_RSTB (MTK_PIN_NO(115) | 1) > +#define MT7623_PIN_115_MSDC0_RSTB_FUNC_NLD8 (MTK_PIN_NO(115) | 4) > + > +#define MT7623_PIN_116_MSDC0_CMD_FUNC_GPIO116 (MTK_PIN_NO(116) | 0) > +#define MT7623_PIN_116_MSDC0_CMD_FUNC_MSDC0_CMD (MTK_PIN_NO(116) | 1) > +#define MT7623_PIN_116_MSDC0_CMD_FUNC_NALE (MTK_PIN_NO(116) | 4) > + > +#define MT7623_PIN_117_MSDC0_CLK_FUNC_GPIO117 (MTK_PIN_NO(117) | 0) > +#define MT7623_PIN_117_MSDC0_CLK_FUNC_MSDC0_CLK (MTK_PIN_NO(117) | 1) > +#define MT7623_PIN_117_MSDC0_CLK_FUNC_NWEB (MTK_PIN_NO(117) | 4) > + > +#define MT7623_PIN_118_MSDC0_DAT3_FUNC_GPIO118 (MTK_PIN_NO(118) | 0) > +#define MT7623_PIN_118_MSDC0_DAT3_FUNC_MSDC0_DAT3 (MTK_PIN_NO(118) | 1) > +#define MT7623_PIN_118_MSDC0_DAT3_FUNC_NLD3 (MTK_PIN_NO(118) | 4) > + > +#define MT7623_PIN_119_MSDC0_DAT2_FUNC_GPIO119 (MTK_PIN_NO(119) | 0) > +#define MT7623_PIN_119_MSDC0_DAT2_FUNC_MSDC0_DAT2 (MTK_PIN_NO(119) | 1) > +#define MT7623_PIN_119_MSDC0_DAT2_FUNC_NLD2 (MTK_PIN_NO(119) | 4) > + > +#define MT7623_PIN_120_MSDC0_DAT1_FUNC_GPIO120 (MTK_PIN_NO(120) | 0) > +#define MT7623_PIN_120_MSDC0_DAT1_FUNC_MSDC0_DAT1 (MTK_PIN_NO(120) | 1) > +#define MT7623_PIN_120_MSDC0_DAT1_FUNC_NLD1 (MTK_PIN_NO(120) | 4) > + > +#define MT7623_PIN_121_MSDC0_DAT0_FUNC_GPIO121 (MTK_PIN_NO(121) | 0) > +#define MT7623_PIN_121_MSDC0_DAT0_FUNC_MSDC0_DAT0 (MTK_PIN_NO(121) | 1) > +#define MT7623_PIN_121_MSDC0_DAT0_FUNC_NLD0 (MTK_PIN_NO(121) | 4) > +#define MT7623_PIN_121_MSDC0_DAT0_FUNC_WATCHDOG (MTK_PIN_NO(121) | 5) > + > +#define MT7623_PIN_122_GPIO122_FUNC_GPIO122 (MTK_PIN_NO(122) | 0) > +#define MT7623_PIN_122_GPIO122_FUNC_TEST (MTK_PIN_NO(122) | 1) > +#define MT7623_PIN_122_GPIO122_FUNC_SDA2 (MTK_PIN_NO(122) | 4) > +#define MT7623_PIN_122_GPIO122_FUNC_URXD0 (MTK_PIN_NO(122) | 5) > + > +#define MT7623_PIN_123_GPIO123_FUNC_GPIO123 (MTK_PIN_NO(123) | 0) > +#define MT7623_PIN_123_GPIO123_FUNC_TEST (MTK_PIN_NO(123) | 1) > +#define MT7623_PIN_123_GPIO123_FUNC_SCL2 (MTK_PIN_NO(123) | 4) > +#define MT7623_PIN_123_GPIO123_FUNC_UTXD0 (MTK_PIN_NO(123) | 5) > + > +#define MT7623_PIN_124_GPIO124_FUNC_GPIO124 (MTK_PIN_NO(124) | 0) > +#define MT7623_PIN_124_GPIO124_FUNC_TEST (MTK_PIN_NO(124) | 1) > +#define MT7623_PIN_124_GPIO124_FUNC_SDA1 (MTK_PIN_NO(124) | 4) > +#define MT7623_PIN_124_GPIO124_FUNC_PWM3 (MTK_PIN_NO(124) | 5) > + > +#define MT7623_PIN_125_GPIO125_FUNC_GPIO125 (MTK_PIN_NO(125) | 0) > +#define MT7623_PIN_125_GPIO125_FUNC_TEST (MTK_PIN_NO(125) | 1) > +#define MT7623_PIN_125_GPIO125_FUNC_SCL1 (MTK_PIN_NO(125) | 4) > +#define MT7623_PIN_125_GPIO125_FUNC_PWM4 (MTK_PIN_NO(125) | 5) > + > +#define MT7623_PIN_126_I2S0_MCLK_FUNC_GPIO126 (MTK_PIN_NO(126) | 0) > +#define MT7623_PIN_126_I2S0_MCLK_FUNC_I2S0_MCLK (MTK_PIN_NO(126) | 1) > +#define MT7623_PIN_126_I2S0_MCLK_FUNC_AP_I2S_MCLK (MTK_PIN_NO(126) | 6) > + > +#define MT7623_PIN_199_SPI1_CK_FUNC_GPIO199 (MTK_PIN_NO(199) | 0) > +#define MT7623_PIN_199_SPI1_CK_FUNC_SPI1_CK (MTK_PIN_NO(199) | 1) > + > +#define MT7623_PIN_200_URXD2_FUNC_GPIO200 (MTK_PIN_NO(200) | 0) > +#define MT7623_PIN_200_URXD2_FUNC_URXD2 (MTK_PIN_NO(200) | 6) > + > +#define MT7623_PIN_201_UTXD2_FUNC_GPIO201 (MTK_PIN_NO(201) | 0) > +#define MT7623_PIN_201_UTXD2_FUNC_UTXD2 (MTK_PIN_NO(201) | 6) > + > +#define MT7623_PIN_203_PWM0_FUNC_GPIO203 (MTK_PIN_NO(203) | 0) > +#define MT7623_PIN_203_PWM0_FUNC_PWM0 (MTK_PIN_NO(203) | 1) > +#define MT7623_PIN_203_PWM0_FUNC_DISP_PWM (MTK_PIN_NO(203) | 2) > + > +#define MT7623_PIN_204_PWM1_FUNC_GPIO204 (MTK_PIN_NO(204) | 0) > +#define MT7623_PIN_204_PWM1_FUNC_PWM1 (MTK_PIN_NO(204) | 1) > + > +#define MT7623_PIN_205_PWM2_FUNC_GPIO205 (MTK_PIN_NO(205) | 0) > +#define MT7623_PIN_205_PWM2_FUNC_PWM2 (MTK_PIN_NO(205) | 1) > + > +#define MT7623_PIN_206_PWM3_FUNC_GPIO206 (MTK_PIN_NO(206) | 0) > +#define MT7623_PIN_206_PWM3_FUNC_PWM3 (MTK_PIN_NO(206) | 1) > + > +#define MT7623_PIN_207_PWM4_FUNC_GPIO207 (MTK_PIN_NO(207) | 0) > +#define MT7623_PIN_207_PWM4_FUNC_PWM4 (MTK_PIN_NO(207) | 1) > + > +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_GPIO208 (MTK_PIN_NO(208) | 0) > +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_AUD_EXT_CK1 (MTK_PIN_NO(208) | 1) > +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_PWM0 (MTK_PIN_NO(208) | 2) > +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_PCIE0_PERST_N (MTK_PIN_NO(208) | 3) > +#define MT7623_PIN_208_AUD_EXT_CK1_FUNC_DISP_PWM (MTK_PIN_NO(208) | 5) > + > +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_GPIO209 (MTK_PIN_NO(209) | 0) > +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_AUD_EXT_CK2 (MTK_PIN_NO(209) | 1) > +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_MSDC1_WP (MTK_PIN_NO(209) | 2) > +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_PCIE1_PERST_N (MTK_PIN_NO(209) | 3) > +#define MT7623_PIN_209_AUD_EXT_CK2_FUNC_PWM1 (MTK_PIN_NO(209) | 5) > + > +#define MT7623_PIN_236_EXT_SDIO3_FUNC_GPIO236 (MTK_PIN_NO(236) | 0) > +#define MT7623_PIN_236_EXT_SDIO3_FUNC_EXT_SDIO3 (MTK_PIN_NO(236) | 1) > +#define MT7623_PIN_236_EXT_SDIO3_FUNC_IDDIG (MTK_PIN_NO(236) | 2) > + > +#define MT7623_PIN_237_EXT_SDIO2_FUNC_GPIO237 (MTK_PIN_NO(237) | 0) > +#define MT7623_PIN_237_EXT_SDIO2_FUNC_EXT_SDIO2 (MTK_PIN_NO(237) | 1) > +#define MT7623_PIN_237_EXT_SDIO2_FUNC_DRV_VBUS (MTK_PIN_NO(237) | 2) > + > +#define MT7623_PIN_238_EXT_SDIO1_FUNC_GPIO238 (MTK_PIN_NO(238) | 0) > +#define MT7623_PIN_238_EXT_SDIO1_FUNC_EXT_SDIO1 (MTK_PIN_NO(238) | 1) > + > +#define MT7623_PIN_239_EXT_SDIO0_FUNC_GPIO239 (MTK_PIN_NO(239) | 0) > +#define MT7623_PIN_239_EXT_SDIO0_FUNC_EXT_SDIO0 (MTK_PIN_NO(239) | 1) > + > +#define MT7623_PIN_240_EXT_XCS_FUNC_GPIO240 (MTK_PIN_NO(240) | 0) > +#define MT7623_PIN_240_EXT_XCS_FUNC_EXT_XCS (MTK_PIN_NO(240) | 1) > + > +#define MT7623_PIN_241_EXT_SCK_FUNC_GPIO241 (MTK_PIN_NO(241) | 0) > +#define MT7623_PIN_241_EXT_SCK_FUNC_EXT_SCK (MTK_PIN_NO(241) | 1) > + > +#define MT7623_PIN_242_URTS2_FUNC_GPIO242 (MTK_PIN_NO(242) | 0) > +#define MT7623_PIN_242_URTS2_FUNC_URTS2 (MTK_PIN_NO(242) | 1) > +#define MT7623_PIN_242_URTS2_FUNC_UTXD3 (MTK_PIN_NO(242) | 2) > +#define MT7623_PIN_242_URTS2_FUNC_URXD3 (MTK_PIN_NO(242) | 3) > +#define MT7623_PIN_242_URTS2_FUNC_SCL1 (MTK_PIN_NO(242) | 4) > + > +#define MT7623_PIN_243_UCTS2_FUNC_GPIO243 (MTK_PIN_NO(243) | 0) > +#define MT7623_PIN_243_UCTS2_FUNC_UCTS2 (MTK_PIN_NO(243) | 1) > +#define MT7623_PIN_243_UCTS2_FUNC_URXD3 (MTK_PIN_NO(243) | 2) > +#define MT7623_PIN_243_UCTS2_FUNC_UTXD3 (MTK_PIN_NO(243) | 3) > +#define MT7623_PIN_243_UCTS2_FUNC_SDA1 (MTK_PIN_NO(243) | 4) > + > +#define MT7623_PIN_250_GPIO250_FUNC_GPIO250 (MTK_PIN_NO(250) | 0) > +#define MT7623_PIN_250_GPIO250_FUNC_TEST_MD7 (MTK_PIN_NO(250) | 1) > +#define MT7623_PIN_250_GPIO250_FUNC_PCIE0_CLKREQ_N (MTK_PIN_NO(250) | 6) > + > +#define MT7623_PIN_251_GPIO251_FUNC_GPIO251 (MTK_PIN_NO(251) | 0) > +#define MT7623_PIN_251_GPIO251_FUNC_TEST_MD6 (MTK_PIN_NO(251) | 1) > +#define MT7623_PIN_251_GPIO251_FUNC_PCIE0_WAKE_N (MTK_PIN_NO(251) | 6) > + > +#define MT7623_PIN_252_GPIO252_FUNC_GPIO252 (MTK_PIN_NO(252) | 0) > +#define MT7623_PIN_252_GPIO252_FUNC_TEST_MD5 (MTK_PIN_NO(252) | 1) > +#define MT7623_PIN_252_GPIO252_FUNC_PCIE1_CLKREQ_N (MTK_PIN_NO(252) | 6) > + > +#define MT7623_PIN_253_GPIO253_FUNC_GPIO253 (MTK_PIN_NO(253) | 0) > +#define MT7623_PIN_253_GPIO253_FUNC_TEST_MD4 (MTK_PIN_NO(253) | 1) > +#define MT7623_PIN_253_GPIO253_FUNC_PCIE1_WAKE_N (MTK_PIN_NO(253) | 6) > + > +#define MT7623_PIN_254_GPIO254_FUNC_GPIO254 (MTK_PIN_NO(254) | 0) > +#define MT7623_PIN_254_GPIO254_FUNC_TEST_MD3 (MTK_PIN_NO(254) | 1) > +#define MT7623_PIN_254_GPIO254_FUNC_PCIE2_CLKREQ_N (MTK_PIN_NO(254) | 6) > + > +#define MT7623_PIN_255_GPIO255_FUNC_GPIO255 (MTK_PIN_NO(255) | 0) > +#define MT7623_PIN_255_GPIO255_FUNC_TEST_MD2 (MTK_PIN_NO(255) | 1) > +#define MT7623_PIN_255_GPIO255_FUNC_PCIE2_WAKE_N (MTK_PIN_NO(255) | 6) > + > +#define MT7623_PIN_256_GPIO256_FUNC_GPIO256 (MTK_PIN_NO(256) | 0) > +#define MT7623_PIN_256_GPIO256_FUNC_TEST_MD1 (MTK_PIN_NO(256) | 1) > + > +#define MT7623_PIN_257_GPIO257_FUNC_GPIO257 (MTK_PIN_NO(257) | 0) > +#define MT7623_PIN_257_GPIO257_FUNC_TEST_MD0 (MTK_PIN_NO(257) | 1) > + > +#define MT7623_PIN_261_MSDC1_INS_FUNC_GPIO261 (MTK_PIN_NO(261) | 0) > +#define MT7623_PIN_261_MSDC1_INS_FUNC_MSDC1_INS (MTK_PIN_NO(261) | 1) > + > +#define MT7623_PIN_262_G2_TXEN_FUNC_GPIO262 (MTK_PIN_NO(262) | 0) > +#define MT7623_PIN_262_G2_TXEN_FUNC_G2_TXEN (MTK_PIN_NO(262) | 1) > + > +#define MT7623_PIN_263_G2_TXD3_FUNC_GPIO263 (MTK_PIN_NO(263) | 0) > +#define MT7623_PIN_263_G2_TXD3_FUNC_G2_TXD3 (MTK_PIN_NO(263) | 1) > + > +#define MT7623_PIN_264_G2_TXD2_FUNC_GPIO264 (MTK_PIN_NO(264) | 0) > +#define MT7623_PIN_264_G2_TXD2_FUNC_G2_TXD2 (MTK_PIN_NO(264) | 1) > + > +#define MT7623_PIN_265_G2_TXD1_FUNC_GPIO265 (MTK_PIN_NO(265) | 0) > +#define MT7623_PIN_265_G2_TXD1_FUNC_G2_TXD1 (MTK_PIN_NO(265) | 1) > + > +#define MT7623_PIN_266_G2_TXD0_FUNC_GPIO266 (MTK_PIN_NO(266) | 0) > +#define MT7623_PIN_266_G2_TXD0_FUNC_G2_TXD0 (MTK_PIN_NO(266) | 1) > + > +#define MT7623_PIN_267_G2_TXCLK_FUNC_GPIO267 (MTK_PIN_NO(267) | 0) > +#define MT7623_PIN_267_G2_TXCLK_FUNC_G2_TXC (MTK_PIN_NO(267) | 1) > + > +#define MT7623_PIN_268_G2_RXCLK_FUNC_GPIO268 (MTK_PIN_NO(268) | 0) > +#define MT7623_PIN_268_G2_RXCLK_FUNC_G2_RXC (MTK_PIN_NO(268) | 1) > + > +#define MT7623_PIN_269_G2_RXD0_FUNC_GPIO269 (MTK_PIN_NO(269) | 0) > +#define MT7623_PIN_269_G2_RXD0_FUNC_G2_RXD0 (MTK_PIN_NO(269) | 1) > + > +#define MT7623_PIN_270_G2_RXD1_FUNC_GPIO270 (MTK_PIN_NO(270) | 0) > +#define MT7623_PIN_270_G2_RXD1_FUNC_G2_RXD1 (MTK_PIN_NO(270) | 1) > + > +#define MT7623_PIN_271_G2_RXD2_FUNC_GPIO271 (MTK_PIN_NO(271) | 0) > +#define MT7623_PIN_271_G2_RXD2_FUNC_G2_RXD2 (MTK_PIN_NO(271) | 1) > + > +#define MT7623_PIN_272_G2_RXD3_FUNC_GPIO272 (MTK_PIN_NO(272) | 0) > +#define MT7623_PIN_272_G2_RXD3_FUNC_G2_RXD3 (MTK_PIN_NO(272) | 1) > + > +#define MT7623_PIN_274_G2_RXDV_FUNC_GPIO274 (MTK_PIN_NO(274) | 0) > +#define MT7623_PIN_274_G2_RXDV_FUNC_G2_RXDV (MTK_PIN_NO(274) | 1) > + > +#define MT7623_PIN_275_G2_MDC_FUNC_GPIO275 (MTK_PIN_NO(275) | 0) > +#define MT7623_PIN_275_G2_MDC_FUNC_MDC (MTK_PIN_NO(275) | 1) > + > +#define MT7623_PIN_276_G2_MDIO_FUNC_GPIO276 (MTK_PIN_NO(276) | 0) > +#define MT7623_PIN_276_G2_MDIO_FUNC_MDIO (MTK_PIN_NO(276) | 1) > + > +#define MT7623_PIN_278_JTAG_RESET_FUNC_GPIO278 (MTK_PIN_NO(278) | 0) > +#define MT7623_PIN_278_JTAG_RESET_FUNC_JTAG_RESET (MTK_PIN_NO(278) | 1) > + > +#endif /* __DTS_MT7623_PINFUNC_H */ > \ No newline at end of file > ^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 2/2] pinctrl: mediatek: Add pinctrl files for MT7623 2016-01-10 16:00 ` [PATCH 2/2] pinctrl: mediatek: Add pinctrl files for MT7623 John Crispin 2016-01-10 16:40 ` John Crispin @ 2016-01-20 9:41 ` Yingjoe Chen 1 sibling, 0 replies; 5+ messages in thread From: Yingjoe Chen @ 2016-01-20 9:41 UTC (permalink / raw) To: John Crispin; +Cc: Linus Walleij, linux-gpio, linux-mediatek On Sun, 2016-01-10 at 17:00 +0100, John Crispin wrote: > Add the driver and header files required to make pinctrl work on MediaTek > MT7623. > > Signed-off-by: John Crispin <blogic@openwrt.org> > --- > drivers/pinctrl/mediatek/Kconfig | 5 + > drivers/pinctrl/mediatek/Makefile | 1 + > drivers/pinctrl/mediatek/pinctrl-mt7623.c | 380 +++++ > drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h | 1936 +++++++++++++++++++++++++ > include/dt-bindings/pinctrl/mt7623-pinfunc.h | 520 +++++++ > 5 files changed, 2842 insertions(+) > create mode 100644 drivers/pinctrl/mediatek/pinctrl-mt7623.c > create mode 100644 drivers/pinctrl/mediatek/pinctrl-mtk-mt7623.h > create mode 100644 include/dt-bindings/pinctrl/mt7623-pinfunc.h > > diff --git a/drivers/pinctrl/mediatek/Kconfig b/drivers/pinctrl/mediatek/Kconfig > index 13e9939..8cc6b8a 100644 > --- a/drivers/pinctrl/mediatek/Kconfig > +++ b/drivers/pinctrl/mediatek/Kconfig > @@ -13,6 +13,11 @@ config PINCTRL_MT2701 > bool "Mediatek MT2701 pin control" if COMPILE_TEST && !MACH_MT2701 > depends on OF > default MACH_MT2701 > + > +config PINCTRL_MT7623 > + bool "Mediatek MT7623 pin control" if COMPILE_TEST && !MACH_MT7623 > + depends on OF > + default MACH_MT7623 > select PINCTRL_MTK_COMMON Hi John, You removed 'select PINCTRL_MTK_COMMON' form PINCTRL_MT2701. Please add it back. <...> > diff --git a/include/dt-bindings/pinctrl/mt7623-pinfunc.h b/include/dt-bindings/pinctrl/mt7623-pinfunc.h > new file mode 100644 > index 0000000..d8a0f2e > --- /dev/null > +++ b/include/dt-bindings/pinctrl/mt7623-pinfunc.h > @@ -0,0 +1,520 @@ > +#ifndef __DTS_MT7623_PINFUNC_H > +#define __DTS_MT7623_PINFUNC_H > + > +#include <dt-bindings/pinctrl/mt65xx.h> > + <...> This is part of dt-binding. I think it should be a separate patch or go with the dt-binding patch. Joe.C ^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 1/2] dt-bindings: mediatek: Modify pinctrl bindings for mt7623 2016-01-10 16:00 [PATCH 1/2] dt-bindings: mediatek: Modify pinctrl bindings for mt7623 John Crispin 2016-01-10 16:00 ` [PATCH 2/2] pinctrl: mediatek: Add pinctrl files for MT7623 John Crispin @ 2016-01-20 9:34 ` Yingjoe Chen 1 sibling, 0 replies; 5+ messages in thread From: Yingjoe Chen @ 2016-01-20 9:34 UTC (permalink / raw) To: John Crispin; +Cc: Linus Walleij, linux-gpio, linux-mediatek On Sun, 2016-01-10 at 17:00 +0100, John Crispin wrote: > Signed-off-by: John Crispin <blogic@openwrt.org> > --- > Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt > index 9ffb0b2..4fa4444 100644 > --- a/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt > +++ b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt > @@ -5,6 +5,7 @@ The Mediatek's Pin controller is used to control SoC pins. > Required properties: > - compatible: value should be one of the following. > "mediatek,mt2701-pinctrl", compatible with mt2701 pinctrl. > + "mediatek,mt7623-pinctrl", compatible with mt7623 pinctrl. > "mediatek,mt6397-pinctrl", compatible with mt6397 pinctrl. > "mediatek,mt8127-pinctrl", compatible with mt8127 pinctrl. > "mediatek,mt8135-pinctrl", compatible with mt8135 pinctrl. Hi John, Please keep the list sorted. Joe.C ^ permalink raw reply [flat|nested] 5+ messages in thread
end of thread, other threads:[~2016-01-20 9:41 UTC | newest] Thread overview: 5+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2016-01-10 16:00 [PATCH 1/2] dt-bindings: mediatek: Modify pinctrl bindings for mt7623 John Crispin 2016-01-10 16:00 ` [PATCH 2/2] pinctrl: mediatek: Add pinctrl files for MT7623 John Crispin 2016-01-10 16:40 ` John Crispin 2016-01-20 9:41 ` Yingjoe Chen 2016-01-20 9:34 ` [PATCH 1/2] dt-bindings: mediatek: Modify pinctrl bindings for mt7623 Yingjoe Chen
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.