diff for duplicates of <56C2D0D5.7090705@de.bosch.com> diff --git a/a/1.txt b/N1/1.txt index f3c2378..d06b697 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -28,7 +28,7 @@ On 16.02.2016 08:12, Geert Uytterhoeven wrote: >>> cache-level = <2>; >>> }; >>> ->>> + L2_CA53: cache-controller@1 { +>>> + L2_CA53: cache-controller at 1 { >>> + compatible = "cache"; >>> + cache-unified; >>> + cache-level = <2>; diff --git a/a/content_digest b/N1/content_digest index ca9cd6b..78a7a9d 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -2,17 +2,10 @@ "ref\01455568715-20880-8-git-send-email-geert+renesas@glider.be\0" "ref\056C2C534.30704@de.bosch.com\0" "ref\0CAMuHMdX=Kgb-i+QpP=yNO2e6nw7sXuCutXPoK0U9NwK-OyANFA@mail.gmail.com\0" - "From\0Dirk Behme <dirk.behme@de.bosch.com>\0" - "Subject\0Re: [PATCH v3 7/7] arm64: dts: r8a7795: Add CA53 L2 cache-controller node\0" + "From\0dirk.behme@de.bosch.com (Dirk Behme)\0" + "Subject\0[PATCH v3 7/7] arm64: dts: r8a7795: Add CA53 L2 cache-controller node\0" "Date\0Tue, 16 Feb 2016 08:33:41 +0100\0" - "To\0Geert Uytterhoeven <geert@linux-m68k.org>\0" - "Cc\0Geert Uytterhoeven <geert+renesas@glider.be>" - Simon Horman <horms@verge.net.au> - Magnus Damm <magnus.damm@gmail.com> - Sudeep Holla <sudeep.holla@arm.com> - <linux-renesas-soc@vger.kernel.org> - devicetree@vger.kernel.org <devicetree@vger.kernel.org> - " linux-arm-kernel@lists.infradead.org <linux-arm-kernel@lists.infradead.org>\0" + "To\0linux-arm-kernel@lists.infradead.org\0" "\00:1\0" "b\0" "Hi Geert,\n" @@ -45,7 +38,7 @@ ">>> cache-level = <2>;\n" ">>> };\n" ">>>\n" - ">>> + L2_CA53: cache-controller@1 {\n" + ">>> + L2_CA53: cache-controller at 1 {\n" ">>> + compatible = \"cache\";\n" ">>> + cache-unified;\n" ">>> + cache-level = <2>;\n" @@ -86,4 +79,4 @@ "\n" Dirk -93f11b2c03c54a8a6629392ed477e9adddf57ff6e609d0e16230cda76d400627 +793b88633555bcf38366ee7d2fdb78e38d71825fbac2556dcb02163e3f4d5283
diff --git a/a/1.txt b/N2/1.txt index f3c2378..4463050 100644 --- a/a/1.txt +++ b/N2/1.txt @@ -3,14 +3,14 @@ Hi Geert, On 16.02.2016 08:12, Geert Uytterhoeven wrote: > Hi Dirk, > -> On Tue, Feb 16, 2016 at 7:44 AM, Dirk Behme <dirk.behme@de.bosch.com> wrote: +> On Tue, Feb 16, 2016 at 7:44 AM, Dirk Behme <dirk.behme-V5te9oGctAVWk0Htik3J/w@public.gmane.org> wrote: >> On 15.02.2016 21:38, Geert Uytterhoeven wrote: >>> Add a device node for the Cortex-A53 L2 cache-controller. >>> >>> The L2 cache for the Cortex-A53 CPU cores is 512 KiB large (organized as >>> 32 KiB x 16 ways). >>> ->>> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> +>>> Signed-off-by: Geert Uytterhoeven <geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org> >>> --- >>> v3: >>> - Remaining part of "[PATCH v2 6/6] arm64: renesas: r8a7795: Add L2 @@ -68,3 +68,8 @@ Sudeep thinks ;) Best regards Dirk + +-- +To unsubscribe from this list: send the line "unsubscribe devicetree" in +the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org +More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/a/content_digest b/N2/content_digest index ca9cd6b..381f263 100644 --- a/a/content_digest +++ b/N2/content_digest @@ -2,17 +2,18 @@ "ref\01455568715-20880-8-git-send-email-geert+renesas@glider.be\0" "ref\056C2C534.30704@de.bosch.com\0" "ref\0CAMuHMdX=Kgb-i+QpP=yNO2e6nw7sXuCutXPoK0U9NwK-OyANFA@mail.gmail.com\0" - "From\0Dirk Behme <dirk.behme@de.bosch.com>\0" + "ref\0CAMuHMdX=Kgb-i+QpP=yNO2e6nw7sXuCutXPoK0U9NwK-OyANFA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org\0" + "From\0Dirk Behme <dirk.behme-V5te9oGctAVWk0Htik3J/w@public.gmane.org>\0" "Subject\0Re: [PATCH v3 7/7] arm64: dts: r8a7795: Add CA53 L2 cache-controller node\0" "Date\0Tue, 16 Feb 2016 08:33:41 +0100\0" - "To\0Geert Uytterhoeven <geert@linux-m68k.org>\0" - "Cc\0Geert Uytterhoeven <geert+renesas@glider.be>" - Simon Horman <horms@verge.net.au> - Magnus Damm <magnus.damm@gmail.com> - Sudeep Holla <sudeep.holla@arm.com> - <linux-renesas-soc@vger.kernel.org> - devicetree@vger.kernel.org <devicetree@vger.kernel.org> - " linux-arm-kernel@lists.infradead.org <linux-arm-kernel@lists.infradead.org>\0" + "To\0Geert Uytterhoeven <geert-Td1EMuHUCqxL1ZNQvxDV9g@public.gmane.org>\0" + "Cc\0Geert Uytterhoeven <geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org>" + Simon Horman <horms-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org> + Magnus Damm <magnus.damm-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org> + Sudeep Holla <sudeep.holla-5wv7dgnIgG8@public.gmane.org> + linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org + devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org> + " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>\0" "\00:1\0" "b\0" "Hi Geert,\n" @@ -20,14 +21,14 @@ "On 16.02.2016 08:12, Geert Uytterhoeven wrote:\n" "> Hi Dirk,\n" ">\n" - "> On Tue, Feb 16, 2016 at 7:44 AM, Dirk Behme <dirk.behme@de.bosch.com> wrote:\n" + "> On Tue, Feb 16, 2016 at 7:44 AM, Dirk Behme <dirk.behme-V5te9oGctAVWk0Htik3J/w@public.gmane.org> wrote:\n" ">> On 15.02.2016 21:38, Geert Uytterhoeven wrote:\n" ">>> Add a device node for the Cortex-A53 L2 cache-controller.\n" ">>>\n" ">>> The L2 cache for the Cortex-A53 CPU cores is 512 KiB large (organized as\n" ">>> 32 KiB x 16 ways).\n" ">>>\n" - ">>> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>\n" + ">>> Signed-off-by: Geert Uytterhoeven <geert+renesas-gXvu3+zWzMSzQB+pC5nmwQ@public.gmane.org>\n" ">>> ---\n" ">>> v3:\n" ">>> - Remaining part of \"[PATCH v2 6/6] arm64: renesas: r8a7795: Add L2\n" @@ -84,6 +85,11 @@ "\n" "Best regards\n" "\n" - Dirk + "Dirk\n" + "\n" + "--\n" + "To unsubscribe from this list: send the line \"unsubscribe devicetree\" in\n" + "the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\n" + More majordomo info at http://vger.kernel.org/majordomo-info.html -93f11b2c03c54a8a6629392ed477e9adddf57ff6e609d0e16230cda76d400627 +78480198e94889f755a88e08dc3226eb8a97a2e222e8aabbe09d73d68e5b7bb2
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.