All of lore.kernel.org
 help / color / mirror / Atom feed
From: dinguyen@opensource.altera.com (Dinh Nguyen)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] ARM: SoCFPGA: Fix secondary CPU startup in thumb2 kernel
Date: Wed, 20 Apr 2016 11:18:44 -0500	[thread overview]
Message-ID: <5717ABE4.5010906@opensource.altera.com> (raw)
In-Reply-To: <1461159271-3764-1-git-send-email-s.hauer@pengutronix.de>

On 04/20/2016 08:34 AM, Sascha Hauer wrote:
> The secondary CPU starts up in ARM mode. When the kernel is compiled in
> thumb2 mode we have to explicitly compile the secondary startup
> trampoline in ARM mode, otherwise the CPU will go to Nirvana.
> 
> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
> Reported-by: Steffen Trumtrar <s.trumtrar@pengutronix.de>
> Suggested-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
> Cc: stable at vger.kernel.org
> ---
>  arch/arm/mach-socfpga/headsmp.S | 1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/arch/arm/mach-socfpga/headsmp.S b/arch/arm/mach-socfpga/headsmp.S
> index 5d94b7a..c160fa3 100644
> --- a/arch/arm/mach-socfpga/headsmp.S
> +++ b/arch/arm/mach-socfpga/headsmp.S
> @@ -13,6 +13,7 @@
>  #include <asm/assembler.h>
>  
>  	.arch	armv7-a
> +	.arm
>  
>  ENTRY(secondary_trampoline)
>  	/* CPU1 will always fetch from 0x0 when it is brought out of reset.
> 

Applied!

Thanks,
Dinh

WARNING: multiple messages have this Message-ID (diff)
From: Dinh Nguyen <dinguyen@opensource.altera.com>
To: Sascha Hauer <s.hauer@pengutronix.de>
Cc: <linux-arm-kernel@lists.infradead.org>, <kernel@pengutronix.de>,
	<stable@vger.kernel.org>
Subject: Re: [PATCH] ARM: SoCFPGA: Fix secondary CPU startup in thumb2 kernel
Date: Wed, 20 Apr 2016 11:18:44 -0500	[thread overview]
Message-ID: <5717ABE4.5010906@opensource.altera.com> (raw)
In-Reply-To: <1461159271-3764-1-git-send-email-s.hauer@pengutronix.de>

On 04/20/2016 08:34 AM, Sascha Hauer wrote:
> The secondary CPU starts up in ARM mode. When the kernel is compiled in
> thumb2 mode we have to explicitly compile the secondary startup
> trampoline in ARM mode, otherwise the CPU will go to Nirvana.
> 
> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
> Reported-by: Steffen Trumtrar <s.trumtrar@pengutronix.de>
> Suggested-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
> Cc: stable@vger.kernel.org
> ---
>  arch/arm/mach-socfpga/headsmp.S | 1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/arch/arm/mach-socfpga/headsmp.S b/arch/arm/mach-socfpga/headsmp.S
> index 5d94b7a..c160fa3 100644
> --- a/arch/arm/mach-socfpga/headsmp.S
> +++ b/arch/arm/mach-socfpga/headsmp.S
> @@ -13,6 +13,7 @@
>  #include <asm/assembler.h>
>  
>  	.arch	armv7-a
> +	.arm
>  
>  ENTRY(secondary_trampoline)
>  	/* CPU1 will always fetch from 0x0 when it is brought out of reset.
> 

Applied!

Thanks,
Dinh

  reply	other threads:[~2016-04-20 16:18 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-04-20 13:34 [PATCH] ARM: SoCFPGA: Fix secondary CPU startup in thumb2 kernel Sascha Hauer
2016-04-20 13:34 ` Sascha Hauer
2016-04-20 16:18 ` Dinh Nguyen [this message]
2016-04-20 16:18   ` Dinh Nguyen

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5717ABE4.5010906@opensource.altera.com \
    --to=dinguyen@opensource.altera.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.