From: vz@mleia.com (Vladimir Zapolskiy)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 0/3] ARM: dts: lpc32xx: update ssp / spi nodes
Date: Thu, 21 Apr 2016 05:07:43 +0300 [thread overview]
Message-ID: <571835EF.8040309@mleia.com> (raw)
In-Reply-To: <1461158460-2946-1-git-send-email-slemieux.tyco@gmail.com>
Hi Sylvain,
On 20.04.2016 16:20, Sylvain Lemieux wrote:
> From: Sylvain Lemieux <slemieux@tycoint.com>
>
> This patchset change the following:
> 1) adds clock properties to spi peripheral devices,
> clock ids are taken from dt-bindings/clock/lpc32xx-clock.h.
>
> 2) enable SSP0 used by PHY3250.
> preparatory change prior to disabling SSPx controllers.
>
> 3) disable, by default, the SSP0/SPI1 and SSP1/SPI2 shared pinout;
> shared pin should be enable in board specific dts, as needed.
> ---
> Changes from v1 to v2:
> * Update the patch as per the feedback received from:
> Arnd: http://permalink.gmane.org/gmane.linux.ports.arm.kernel/493250
> - Start subject with "ARM" instead of "arm".
> - Add a multi-line description for trivial patches.
> Vladimir: http://permalink.gmane.org/gmane.linux.ports.arm.kernel/493323
> http://permalink.gmane.org/gmane.linux.ports.arm.kernel/493324
> - Remove "clock-names" property.
> - Switch patch #2 and #3 order.
> * Rebased on the following patch:
> http://permalink.gmane.org/gmane.linux.drivers.devicetree/164584/
>
> Sylvain Lemieux (3):
> ARM: dts: lpc32xx: add clock properties to spi nodes
> ARM: dts: phy3250: enable ssp0
> ARM: dts: lpc32xx: disabled ssp0/spi1 & ssp1/spi2 by default
>
> arch/arm/boot/dts/lpc32xx.dtsi | 14 ++++++++++++++
> arch/arm/boot/dts/phy3250.dts | 1 +
> 2 files changed, 15 insertions(+)
>
all changes in the series are good from my point of view, I'll apply
them shortly.
Acked-by: Vladimir Zapolskiy <vz@mleia.com>
--
With best wishes,
Vladimir
WARNING: multiple messages have this Message-ID (diff)
From: Vladimir Zapolskiy <vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org>
To: Sylvain Lemieux
<slemieux.tyco-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
arnd-r2nGTMty4D4@public.gmane.org
Cc: stigge-uj/7R2tJ6VmzQB+pC5nmwQ@public.gmane.org,
robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: Re: [PATCH v2 0/3] ARM: dts: lpc32xx: update ssp / spi nodes
Date: Thu, 21 Apr 2016 05:07:43 +0300 [thread overview]
Message-ID: <571835EF.8040309@mleia.com> (raw)
In-Reply-To: <1461158460-2946-1-git-send-email-slemieux.tyco-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Hi Sylvain,
On 20.04.2016 16:20, Sylvain Lemieux wrote:
> From: Sylvain Lemieux <slemieux-1xCVI8+nB4ZBDgjK7y7TUQ@public.gmane.org>
>
> This patchset change the following:
> 1) adds clock properties to spi peripheral devices,
> clock ids are taken from dt-bindings/clock/lpc32xx-clock.h.
>
> 2) enable SSP0 used by PHY3250.
> preparatory change prior to disabling SSPx controllers.
>
> 3) disable, by default, the SSP0/SPI1 and SSP1/SPI2 shared pinout;
> shared pin should be enable in board specific dts, as needed.
> ---
> Changes from v1 to v2:
> * Update the patch as per the feedback received from:
> Arnd: http://permalink.gmane.org/gmane.linux.ports.arm.kernel/493250
> - Start subject with "ARM" instead of "arm".
> - Add a multi-line description for trivial patches.
> Vladimir: http://permalink.gmane.org/gmane.linux.ports.arm.kernel/493323
> http://permalink.gmane.org/gmane.linux.ports.arm.kernel/493324
> - Remove "clock-names" property.
> - Switch patch #2 and #3 order.
> * Rebased on the following patch:
> http://permalink.gmane.org/gmane.linux.drivers.devicetree/164584/
>
> Sylvain Lemieux (3):
> ARM: dts: lpc32xx: add clock properties to spi nodes
> ARM: dts: phy3250: enable ssp0
> ARM: dts: lpc32xx: disabled ssp0/spi1 & ssp1/spi2 by default
>
> arch/arm/boot/dts/lpc32xx.dtsi | 14 ++++++++++++++
> arch/arm/boot/dts/phy3250.dts | 1 +
> 2 files changed, 15 insertions(+)
>
all changes in the series are good from my point of view, I'll apply
them shortly.
Acked-by: Vladimir Zapolskiy <vz-ChpfBGZJDbMAvxtiuMwx3w@public.gmane.org>
--
With best wishes,
Vladimir
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
next prev parent reply other threads:[~2016-04-21 2:07 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-20 13:20 [PATCH v2 0/3] ARM: dts: lpc32xx: update ssp / spi nodes Sylvain Lemieux
2016-04-20 13:20 ` Sylvain Lemieux
2016-04-20 13:20 ` [PATCH v2 1/3] ARM: dts: lpc32xx: add clock properties to " Sylvain Lemieux
2016-04-20 13:20 ` Sylvain Lemieux
2016-04-20 13:20 ` [PATCH v2 2/3] ARM: dts: phy3250: enable ssp0 Sylvain Lemieux
2016-04-20 13:20 ` Sylvain Lemieux
2016-04-20 13:21 ` [PATCH v2 3/3] ARM: dts: lpc32xx: disabled ssp0/spi1 & ssp1/spi2 by default Sylvain Lemieux
2016-04-20 13:21 ` Sylvain Lemieux
2016-04-21 2:07 ` Vladimir Zapolskiy [this message]
2016-04-21 2:07 ` [PATCH v2 0/3] ARM: dts: lpc32xx: update ssp / spi nodes Vladimir Zapolskiy
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=571835EF.8040309@mleia.com \
--to=vz@mleia.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.