From: "J.D. Schroeder" <Linux.HWI-UF6BFNFdnjXQT0dZR+AlfA@public.gmane.org>
To: Tero Kristo <t-kristo-l0cyMroinI0@public.gmane.org>,
linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
bcousson-rdvid1DuHRBWk0Htik3J/w@public.gmane.org,
tony-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org,
robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org,
pawel.moll-5wv7dgnIgG8@public.gmane.org,
mark.rutland-5wv7dgnIgG8@public.gmane.org,
ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org,
galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org,
linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org,
linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
Cc: "J.D. Schroeder"
<jay.schroeder-UF6BFNFdnjXQT0dZR+AlfA@public.gmane.org>,
"J, Keerthy" <j-keerthy-l0cyMroinI0@public.gmane.org>
Subject: Re: [PATCH 2/3] ARM: DRA7x: dts: Fix the 32kHz clock calculation
Date: Wed, 27 Apr 2016 09:06:50 -0500 [thread overview]
Message-ID: <5720C77A.3020708@garmin.com> (raw)
In-Reply-To: <5720A51E.2000900-l0cyMroinI0@public.gmane.org>
On 04/27/2016 06:40 AM, Tero Kristo wrote:
> On 26/04/16 20:54, J.D. Schroeder wrote:
>> This commit fixes the 32kHz clock (sys_32k_ck) calculation to be
>> correctly based on the SYS_CLK1 (sys_clkin1) frequency. Based on the
>> TRM CTRL_CORE_BOOTSTRAP[9:8] SPEEDSELECT, set by the SYSBOOT[9:8]
>> board jumpers according to the SYS_CLK1 frequency, the frequency of
>> the 32kHz FUNC_32K_CLK is set to SYS_CLK1/610. The following
>> sys_32k_ck frequencies get used for different SYS_CLK1 frequencies:
>> 0b00: Unknown -> 32768 Hz crystal from CLKIN_32K pin
>> 0b01: 20 MHz -> 32787 Hz clock (SYS_CLK1/610)
>> 0b10: 27 MHz -> 44262 Hz clock (SYS_CLK1/610)
>> 0b11: 19.2 MHz -> 31475 Hz clock (SYS_CLK1/610)
>
> A patch doing the same thing is already in mainline, see:
>
> commit eea08802f586acd6aef377d1b4a541821013cc0b
> Author: Keerthy <j-keerthy-l0cyMroinI0@public.gmane.org>
> Date: Mon Apr 4 11:07:15 2016 +0530
>
> ARM: dts: dra7: Correct clock tree for sys_32k_ck
>
> So, this one can be ignored.
My change had no issue when applying to the tip of master and I'm not seeing
that SHA1 in mainline. Are you saying it is in another repo ready to be sent
to mainline for the next release cycle?
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: Linux.HWI@garmin.com (J.D. Schroeder)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 2/3] ARM: DRA7x: dts: Fix the 32kHz clock calculation
Date: Wed, 27 Apr 2016 09:06:50 -0500 [thread overview]
Message-ID: <5720C77A.3020708@garmin.com> (raw)
In-Reply-To: <5720A51E.2000900@ti.com>
On 04/27/2016 06:40 AM, Tero Kristo wrote:
> On 26/04/16 20:54, J.D. Schroeder wrote:
>> This commit fixes the 32kHz clock (sys_32k_ck) calculation to be
>> correctly based on the SYS_CLK1 (sys_clkin1) frequency. Based on the
>> TRM CTRL_CORE_BOOTSTRAP[9:8] SPEEDSELECT, set by the SYSBOOT[9:8]
>> board jumpers according to the SYS_CLK1 frequency, the frequency of
>> the 32kHz FUNC_32K_CLK is set to SYS_CLK1/610. The following
>> sys_32k_ck frequencies get used for different SYS_CLK1 frequencies:
>> 0b00: Unknown -> 32768 Hz crystal from CLKIN_32K pin
>> 0b01: 20 MHz -> 32787 Hz clock (SYS_CLK1/610)
>> 0b10: 27 MHz -> 44262 Hz clock (SYS_CLK1/610)
>> 0b11: 19.2 MHz -> 31475 Hz clock (SYS_CLK1/610)
>
> A patch doing the same thing is already in mainline, see:
>
> commit eea08802f586acd6aef377d1b4a541821013cc0b
> Author: Keerthy <j-keerthy@ti.com>
> Date: Mon Apr 4 11:07:15 2016 +0530
>
> ARM: dts: dra7: Correct clock tree for sys_32k_ck
>
> So, this one can be ignored.
My change had no issue when applying to the tip of master and I'm not seeing
that SHA1 in mainline. Are you saying it is in another repo ready to be sent
to mainline for the next release cycle?
WARNING: multiple messages have this Message-ID (diff)
From: "J.D. Schroeder" <Linux.HWI@garmin.com>
To: Tero Kristo <t-kristo@ti.com>, <linux-kernel@vger.kernel.org>,
<bcousson@baylibre.com>, <tony@atomide.com>, <robh+dt@kernel.org>,
<pawel.moll@arm.com>, <mark.rutland@arm.com>,
<ijc+devicetree@hellion.org.uk>, <galak@codeaurora.org>,
<linux@arm.linux.org.uk>, <linux-omap@vger.kernel.org>,
<devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>
Cc: "J.D. Schroeder" <jay.schroeder@garmin.com>,
"J, Keerthy" <j-keerthy@ti.com>
Subject: Re: [PATCH 2/3] ARM: DRA7x: dts: Fix the 32kHz clock calculation
Date: Wed, 27 Apr 2016 09:06:50 -0500 [thread overview]
Message-ID: <5720C77A.3020708@garmin.com> (raw)
In-Reply-To: <5720A51E.2000900@ti.com>
On 04/27/2016 06:40 AM, Tero Kristo wrote:
> On 26/04/16 20:54, J.D. Schroeder wrote:
>> This commit fixes the 32kHz clock (sys_32k_ck) calculation to be
>> correctly based on the SYS_CLK1 (sys_clkin1) frequency. Based on the
>> TRM CTRL_CORE_BOOTSTRAP[9:8] SPEEDSELECT, set by the SYSBOOT[9:8]
>> board jumpers according to the SYS_CLK1 frequency, the frequency of
>> the 32kHz FUNC_32K_CLK is set to SYS_CLK1/610. The following
>> sys_32k_ck frequencies get used for different SYS_CLK1 frequencies:
>> 0b00: Unknown -> 32768 Hz crystal from CLKIN_32K pin
>> 0b01: 20 MHz -> 32787 Hz clock (SYS_CLK1/610)
>> 0b10: 27 MHz -> 44262 Hz clock (SYS_CLK1/610)
>> 0b11: 19.2 MHz -> 31475 Hz clock (SYS_CLK1/610)
>
> A patch doing the same thing is already in mainline, see:
>
> commit eea08802f586acd6aef377d1b4a541821013cc0b
> Author: Keerthy <j-keerthy@ti.com>
> Date: Mon Apr 4 11:07:15 2016 +0530
>
> ARM: dts: dra7: Correct clock tree for sys_32k_ck
>
> So, this one can be ignored.
My change had no issue when applying to the tip of master and I'm not seeing
that SHA1 in mainline. Are you saying it is in another repo ready to be sent
to mainline for the next release cycle?
next prev parent reply other threads:[~2016-04-27 14:06 UTC|newest]
Thread overview: 84+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-26 17:54 [PATCH 0/3] AM57/DRA7 Clock Tree DTSI Fix-ups J.D. Schroeder
2016-04-26 17:54 ` J.D. Schroeder
2016-04-26 17:54 ` J.D. Schroeder
2016-04-26 17:54 ` [PATCH 1/3] DRA7: Fix clock data for gmac_gmii_ref_clk_div J.D. Schroeder
2016-04-26 17:54 ` J.D. Schroeder
2016-04-26 17:54 ` J.D. Schroeder
2016-04-27 11:21 ` Tero Kristo
2016-04-27 11:21 ` Tero Kristo
2016-04-27 11:21 ` Tero Kristo
2016-04-27 16:36 ` Tony Lindgren
2016-04-27 16:36 ` Tony Lindgren
[not found] ` <20160427163640.GZ5995-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org>
2016-04-27 17:16 ` Tony Lindgren
2016-04-27 17:16 ` Tony Lindgren
2016-04-27 17:16 ` Tony Lindgren
2016-05-02 17:12 ` [PATCH v2 0/3] AM57/DRA7 Clock Tree DTSI Fix-ups J.D. Schroeder
2016-05-02 17:12 ` J.D. Schroeder
2016-05-02 17:12 ` J.D. Schroeder
2016-05-02 17:12 ` [PATCH v2 1/3] DRA7: Fix clock data for gmac_gmii_ref_clk_div J.D. Schroeder
2016-05-02 17:12 ` J.D. Schroeder
2016-05-02 17:12 ` J.D. Schroeder
2016-05-02 17:12 ` [PATCH v2 2/3] ARM: DRA7x: dts: Update the OSC_32K_CLK frequency J.D. Schroeder
2016-05-02 17:12 ` J.D. Schroeder
2016-05-02 17:12 ` J.D. Schroeder
2016-05-03 8:16 ` Tero Kristo
2016-05-03 8:16 ` Tero Kristo
2016-05-03 8:16 ` Tero Kristo
2016-05-03 13:31 ` J.D. Schroeder
2016-05-03 13:31 ` J.D. Schroeder
2016-05-03 13:31 ` J.D. Schroeder
2016-05-03 16:43 ` Tony Lindgren
2016-05-03 16:43 ` Tony Lindgren
[not found] ` <20160503164323.GN5995-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org>
2016-05-03 17:32 ` Tero Kristo
2016-05-03 17:32 ` Tero Kristo
2016-05-03 17:32 ` Tero Kristo
[not found] ` <5728E0BC.3080509-l0cyMroinI0@public.gmane.org>
2016-05-03 17:49 ` J.D. Schroeder
2016-05-03 17:49 ` J.D. Schroeder
2016-05-03 17:49 ` J.D. Schroeder
[not found] ` <5728E495.4010502-UF6BFNFdnjXQT0dZR+AlfA@public.gmane.org>
2016-05-03 18:08 ` Tony Lindgren
2016-05-03 18:08 ` Tony Lindgren
2016-05-03 18:08 ` Tony Lindgren
2016-05-03 18:08 ` Tero Kristo
2016-05-03 18:08 ` Tero Kristo
2016-05-03 18:08 ` Tero Kristo
2016-05-03 23:17 ` Nishanth Menon
2016-05-03 23:17 ` Nishanth Menon
2016-05-03 23:17 ` Nishanth Menon
2016-05-04 14:09 ` Matthijs van Duin
2016-05-04 14:09 ` Matthijs van Duin
2016-05-04 14:09 ` Matthijs van Duin
[not found] ` <1462209123-7332-1-git-send-email-Linux.HWI-UF6BFNFdnjXQT0dZR+AlfA@public.gmane.org>
2016-05-02 17:12 ` [PATCH v2 3/3] ARM: dts: dra7: fix clock node definition to avoid build warning J.D. Schroeder
2016-05-02 17:12 ` J.D. Schroeder
2016-05-02 17:12 ` J.D. Schroeder
2016-05-03 4:20 ` [PATCH v2 0/3] AM57/DRA7 Clock Tree DTSI Fix-ups Lokesh Vutla
2016-05-03 4:20 ` Lokesh Vutla
2016-05-03 4:20 ` Lokesh Vutla
2016-04-26 17:54 ` [PATCH 2/3] ARM: DRA7x: dts: Fix the 32kHz clock calculation J.D. Schroeder
2016-04-26 17:54 ` J.D. Schroeder
2016-04-26 17:54 ` J.D. Schroeder
2016-04-27 11:40 ` Tero Kristo
2016-04-27 11:40 ` Tero Kristo
2016-04-27 11:40 ` Tero Kristo
[not found] ` <5720A51E.2000900-l0cyMroinI0@public.gmane.org>
2016-04-27 14:06 ` J.D. Schroeder [this message]
2016-04-27 14:06 ` J.D. Schroeder
2016-04-27 14:06 ` J.D. Schroeder
[not found] ` <5720C77A.3020708-UF6BFNFdnjXQT0dZR+AlfA@public.gmane.org>
2016-04-27 19:47 ` Tero Kristo
2016-04-27 19:47 ` Tero Kristo
2016-04-27 19:47 ` Tero Kristo
2016-04-27 20:13 ` J.D. Schroeder
2016-04-27 20:13 ` J.D. Schroeder
2016-04-27 20:13 ` J.D. Schroeder
2016-04-26 17:54 ` [PATCH 3/3] ARM: DRA7x: dts: Update the OSC_32K_CLK frequency J.D. Schroeder
2016-04-26 17:54 ` J.D. Schroeder
2016-04-26 17:54 ` J.D. Schroeder
2016-04-27 11:49 ` Tero Kristo
2016-04-27 11:49 ` Tero Kristo
2016-04-27 11:49 ` Tero Kristo
[not found] ` <5720A73B.6050408-l0cyMroinI0@public.gmane.org>
2016-04-27 14:20 ` J.D. Schroeder
2016-04-27 14:20 ` J.D. Schroeder
2016-04-27 14:20 ` J.D. Schroeder
[not found] ` <1461693269-19436-1-git-send-email-Linux.HWI-UF6BFNFdnjXQT0dZR+AlfA@public.gmane.org>
2016-04-26 18:13 ` [PATCH 0/3] AM57/DRA7 Clock Tree DTSI Fix-ups Tony Lindgren
2016-04-26 18:13 ` Tony Lindgren
2016-04-26 18:13 ` Tony Lindgren
2016-04-26 19:18 ` J.D. Schroeder
2016-04-26 19:18 ` J.D. Schroeder
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5720C77A.3020708@garmin.com \
--to=linux.hwi-uf6bfnfdnjxqt0dzr+alfa@public.gmane.org \
--cc=bcousson-rdvid1DuHRBWk0Htik3J/w@public.gmane.org \
--cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=galak-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org \
--cc=ijc+devicetree-KcIKpvwj1kUDXYZnReoRVg@public.gmane.org \
--cc=j-keerthy-l0cyMroinI0@public.gmane.org \
--cc=jay.schroeder-UF6BFNFdnjXQT0dZR+AlfA@public.gmane.org \
--cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \
--cc=linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org \
--cc=linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \
--cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \
--cc=pawel.moll-5wv7dgnIgG8@public.gmane.org \
--cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \
--cc=t-kristo-l0cyMroinI0@public.gmane.org \
--cc=tony-4v6yS6AI5VpBDgjK7y7TUQ@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.