From: "Cédric Le Goater" <clg@kaod.org>
To: benh@au1.ibm.com, qemu-ppc@nongnu.org
Cc: qemu-devel@nongnu.org, David Gibson <david@gibson.dropbear.id.au>,
Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Subject: Re: [Qemu-devel] [PATCH 2/2] ppc: Fix tlb invalidations on 6xx/7xx/7xxx 32-bit processors
Date: Mon, 6 Jun 2016 12:47:27 +0200 [thread overview]
Message-ID: <575554BF.2050702@kaod.org> (raw)
In-Reply-To: <1465206768.4274.46.camel@au1.ibm.com>
On 06/06/2016 11:52 AM, Benjamin Herrenschmidt wrote:
> The processor only uses some bits of the address and invalidates an
> entire congruence class. Some OSes such as Darwin and HelenOS take
> advantage of this and occasionally invalidate the entire TLB by just
> doing a series of 64 consecutive tlbie for example.
>
> Our code tries to be too smart here only invalidating a segment
> congruence class (ie, allowing more address bits to be relevant
> in the invalidation), this fails miserably on those OSes.
>
> Instead don't bother, do like ppc64 and blow the whole tlb when tlbie
> is executed.
>
> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Looks good on G3 and G4 running macosx10.2 and macosx10.4.
Tested-by: Cédric Le Goater <clg@kaod.org>
> ---
> target-ppc/mmu_helper.c | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/target-ppc/mmu_helper.c b/target-ppc/mmu_helper.c
> index f5c4e69..a5e3878 100644
> --- a/target-ppc/mmu_helper.c
> +++ b/target-ppc/mmu_helper.c
> @@ -1969,6 +1969,11 @@ void ppc_tlb_invalidate_one(CPUPPCState *env, target_ulong addr)
> /* XXX: this case should be optimized,
> * giving a mask to tlb_flush_page
> */
> + /* This is broken, some CPUs invalidate a whole congruence
> + * class on an even smaller subset of bits and some OSes take
> + * advantage of this. Just blow the whole thing away.
> + */
> +#if 0
> tlb_flush_page(cs, addr | (0x0 << 28));
> tlb_flush_page(cs, addr | (0x1 << 28));
> tlb_flush_page(cs, addr | (0x2 << 28));
> @@ -1985,6 +1990,9 @@ void ppc_tlb_invalidate_one(CPUPPCState *env, target_ulong addr)
> tlb_flush_page(cs, addr | (0xD << 28));
> tlb_flush_page(cs, addr | (0xE << 28));
> tlb_flush_page(cs, addr | (0xF << 28));
> +#else
> + tlb_flush(cs, 1);
> +#endif
> break;
> #if defined(TARGET_PPC64)
> case POWERPC_MMU_64B:
>
>
next prev parent reply other threads:[~2016-06-06 10:47 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-06 9:52 [Qemu-devel] [PATCH 2/2] ppc: Fix tlb invalidations on 6xx/7xx/7xxx 32-bit processors Benjamin Herrenschmidt
2016-06-06 10:47 ` Cédric Le Goater [this message]
2016-06-07 1:40 ` David Gibson
2016-06-07 2:14 ` Benjamin Herrenschmidt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=575554BF.2050702@kaod.org \
--to=clg@kaod.org \
--cc=benh@au1.ibm.com \
--cc=david@gibson.dropbear.id.au \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.