From: marc.zyngier@arm.com (Marc Zyngier)
To: linux-arm-kernel@lists.infradead.org
Subject: [RFC PATCH v3 1/7] irqchip: gic-v3: Reset BPR during initialization
Date: Mon, 22 Aug 2016 13:33:09 +0100 [thread overview]
Message-ID: <57BAF105.1080604@arm.com> (raw)
In-Reply-To: <1471623195-7829-2-git-send-email-daniel.thompson@linaro.org>
On 19/08/16 17:13, Daniel Thompson wrote:
> Currently, when running on FVP, CPU 0 boots up with its BPR changed from
> the reset value. This renders it impossible to (preemptively) prioritize
> interrupts on CPU 0.
>
> This is harmless on normal systems since Linux typically does not
> support preemptive interrupts. It does however cause problems in
> systems with additional changes (such as patches for NMI simulation).
>
> Many thanks to Andrew Thoelke for suggesting the BPR as having the
> potential to harm preemption.
>
> Suggested-by: Andrew Thoelke <andrew.thoelke@arm.com>
> Signed-off-by: Daniel Thompson <daniel.thompson@linaro.org>
Acked-by: Marc Zyngier <marc.zyngier@arm.com>
M.
--
Jazz is not dead. It just smells funny...
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <marc.zyngier@arm.com>
To: Daniel Thompson <daniel.thompson@linaro.org>,
linux-arm-kernel@lists.infradead.org
Cc: Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will.deacon@arm.com>,
linux-kernel@vger.kernel.org, patches@linaro.org,
linaro-kernel@lists.linaro.org,
John Stultz <john.stultz@linaro.org>,
Sumit Semwal <sumit.semwal@linaro.org>,
Dave Martin <dave.martin@arm.com>
Subject: Re: [RFC PATCH v3 1/7] irqchip: gic-v3: Reset BPR during initialization
Date: Mon, 22 Aug 2016 13:33:09 +0100 [thread overview]
Message-ID: <57BAF105.1080604@arm.com> (raw)
In-Reply-To: <1471623195-7829-2-git-send-email-daniel.thompson@linaro.org>
On 19/08/16 17:13, Daniel Thompson wrote:
> Currently, when running on FVP, CPU 0 boots up with its BPR changed from
> the reset value. This renders it impossible to (preemptively) prioritize
> interrupts on CPU 0.
>
> This is harmless on normal systems since Linux typically does not
> support preemptive interrupts. It does however cause problems in
> systems with additional changes (such as patches for NMI simulation).
>
> Many thanks to Andrew Thoelke for suggesting the BPR as having the
> potential to harm preemption.
>
> Suggested-by: Andrew Thoelke <andrew.thoelke@arm.com>
> Signed-off-by: Daniel Thompson <daniel.thompson@linaro.org>
Acked-by: Marc Zyngier <marc.zyngier@arm.com>
M.
--
Jazz is not dead. It just smells funny...
next prev parent reply other threads:[~2016-08-22 12:33 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-08-19 16:13 [RFC PATCH v3 0/7] Pseudo-NMI for arm64 using ICC_PMR_EL1 (GICv3) Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson
2016-08-19 16:13 ` [RFC PATCH v3 1/7] irqchip: gic-v3: Reset BPR during initialization Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson
2016-08-22 12:33 ` Marc Zyngier [this message]
2016-08-22 12:33 ` Marc Zyngier
2016-08-19 16:13 ` [RFC PATCH v3 2/7] arm64: Add support for on-demand backtrace of other CPUs Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson
2016-08-19 16:13 ` [RFC PATCH v3 3/7] arm64: cpufeature: Allow early detect of specific features Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson
2016-08-19 16:13 ` [RFC PATCH v3 4/7] arm64: alternative: Apply alternatives early in boot process Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson
2016-08-19 16:13 ` [RFC PATCH v3 5/7] arm64: irqflags: Reorder the fiq & async macros Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson
2016-08-19 16:13 ` [RFC PATCH v3 6/7] arm64: irqflags: Use ICC sysregs to implement IRQ masking Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson
2016-08-22 10:12 ` Marc Zyngier
2016-08-22 10:12 ` Marc Zyngier
2016-08-22 14:24 ` Daniel Thompson
2016-08-22 14:24 ` Daniel Thompson
2016-08-22 15:06 ` Marc Zyngier
2016-08-22 15:06 ` Marc Zyngier
2016-08-25 13:23 ` Daniel Thompson
2016-08-25 13:23 ` Daniel Thompson
2016-08-25 13:54 ` Marc Zyngier
2016-08-25 13:54 ` Marc Zyngier
2016-08-19 16:13 ` [RFC PATCH v3 7/7] arm64: Implement IPI_CPU_BACKTRACE using pseudo-NMIs Daniel Thompson
2016-08-19 16:13 ` Daniel Thompson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=57BAF105.1080604@arm.com \
--to=marc.zyngier@arm.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.