From: Dave Hansen <dave.hansen@linux.intel.com>
To: Thomas Gleixner <tglx@linutronix.de>,
Grzegorz Andrejczuk <grzegorz.andrejczuk@intel.com>
Cc: mingo@redhat.com, hpa@zytor.com, x86@kernel.org, bp@suse.de,
linux-kernel@vger.kernel.org, lukasz.daniluk@intel.com,
james.h.cownie@intel.com
Subject: Re: [PATCH v2 2/4] Add enabling of the R3 MWAIT during boot for KNL
Date: Wed, 12 Oct 2016 07:32:36 -0700 [thread overview]
Message-ID: <57FE4984.9070408@linux.intel.com> (raw)
In-Reply-To: <alpine.DEB.2.20.1610121534130.8572@nanos>
On 10/12/2016 06:35 AM, Thomas Gleixner wrote:
> On Wed, 12 Oct 2016, Grzegorz Andrejczuk wrote:
>> > + /*
>> > + * Setting ring 3 MONITOR/MWAIT for all threads
>> > + * when CPU is Xeon Phi Family x200
>> > + * This can be disabled with phir3mwait=disable cmdline switch.
>> > + * We preserve the reserved values and set only 2nd bit.
>> > + * Ref:
>> > + * https://software.intel.com/en-us/blogs/2016/10/06/intel-xeon-phi-product-family-x200-knl-user-mode-ring-3-monitor-and-mwait
> Please don't put links like this into comments. They are stale before this
> hits Linus tree.
Yeah, I'm worried about this too. It's probably best to include some
version of the text in that blog entry, or that text itself. That way,
when Intel reorganizes and culls old blog entries, we won't completely
lose our source.
next prev parent reply other threads:[~2016-10-12 14:45 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-12 12:16 [PATCH v2 0/4] Enabling Ring 3 MONITOR/MWAIT feature for Knights Landing Grzegorz Andrejczuk
2016-10-12 12:16 ` [PATCH v2 1/4] Add R3MWAIT register and bit to msr-info.h Grzegorz Andrejczuk
2016-10-12 12:16 ` [PATCH v2 2/4] Add enabling of the R3 MWAIT during boot for KNL Grzegorz Andrejczuk
2016-10-12 13:34 ` Thomas Gleixner
2016-10-12 16:28 ` Dave Hansen
2016-10-13 15:18 ` Thomas Gleixner
2016-10-12 13:35 ` Thomas Gleixner
2016-10-12 14:32 ` Dave Hansen [this message]
2016-10-12 17:21 ` Dave Hansen
2016-10-12 12:16 ` [PATCH v2 3/4] Add hwcap2 for x86 Grzegorz Andrejczuk
2016-10-12 13:38 ` Thomas Gleixner
2016-10-12 13:48 ` Thomas Gleixner
2016-10-12 12:16 ` [PATCH v2 4/4] Add R3MWAIT to CPU features Grzegorz Andrejczuk
2016-10-12 12:51 ` Borislav Petkov
2016-10-12 13:22 ` Thomas Gleixner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=57FE4984.9070408@linux.intel.com \
--to=dave.hansen@linux.intel.com \
--cc=bp@suse.de \
--cc=grzegorz.andrejczuk@intel.com \
--cc=hpa@zytor.com \
--cc=james.h.cownie@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=lukasz.daniluk@intel.com \
--cc=mingo@redhat.com \
--cc=tglx@linutronix.de \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.