All of lore.kernel.org
 help / color / mirror / Atom feed
From: vladimir.murzin@arm.com (Vladimir Murzin)
To: linux-arm-kernel@lists.infradead.org
Subject: [RESEND PATCH v1 0/6] Support GICv3 ITS in 32-bit mode
Date: Mon, 14 Nov 2016 10:16:48 +0000	[thread overview]
Message-ID: <58298F10.7030806@arm.com> (raw)
In-Reply-To: <e1a51dec-cf8c-eb4e-e29a-8845bb8cd1d9@arm.com>

Hi,

On 14/11/16 10:06, Marc Zyngier wrote:
> Hi Vladimir,
> 
> On 07/11/16 09:21, Vladimir Murzin wrote:
>> Hi,
>>
>> This series introduces GICv3 ITS to 32-bit world. Since I'm limited
>> with real world 32-bit platforms which uses ITS it was tested with
>> help of vITS on 64-bit host running 32-bit guest.
>>
>> I used Andrea's its/v8 branch at [1] with following option passed to
>> kvmtool: --aarch32 --irqchip=gicv3-its --force-pci
>>
>> [1] git://www.linux-arm.org/kvmtool.git
>>
>> Changelog:
>>
>>     RFC -> v1
>>         - rebased on 4.9-rc2,  gits_read_typer() has been dropped
>> 	- spilt ITS and vITS in separate patch sets
>> 	
>> Vladimir Murzin (6):
>>   irqchip/gic-v3-its: Change unsigned types for AArch32 compatibility
>>   irqchip/gic-v3-its: Narrow down Entry Size when used as a divider
>>   irqchip/gicv3-its: Specialise flush_dcache operation
>>   irqchip/gicv3-its: Specialise readq and writeq accesses
>>   ARM: gic-v3-its: Add 32bit support to GICv3 ITS
>>   ARM: virt: Select ARM_GIC_V3_ITS
>>
>>  arch/arm/Kconfig                    |    1 +
>>  arch/arm/include/asm/arch_gicv3.h   |   54 +++++++++++++++++++++----
>>  arch/arm64/include/asm/arch_gicv3.h |   17 ++++++++
>>  drivers/irqchip/irq-gic-v3-its.c    |   75 +++++++++++++++++------------------
>>  include/linux/irqchip/arm-gic-v3.h  |    4 +-
>>  5 files changed, 104 insertions(+), 47 deletions(-)
> 
> I've queued all of this in my irq/gic-4.10 branch.
> 

Great!

Thanks
Vladimir

> Thanks,
> 
> 	M.
> 

WARNING: multiple messages have this Message-ID (diff)
From: Vladimir Murzin <vladimir.murzin@arm.com>
To: Marc Zyngier <marc.zyngier@arm.com>,
	linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org
Cc: tglx@linutronix.de, jason@lakedaemon.net
Subject: Re: [RESEND PATCH v1 0/6] Support GICv3 ITS in 32-bit mode
Date: Mon, 14 Nov 2016 10:16:48 +0000	[thread overview]
Message-ID: <58298F10.7030806@arm.com> (raw)
In-Reply-To: <e1a51dec-cf8c-eb4e-e29a-8845bb8cd1d9@arm.com>

Hi,

On 14/11/16 10:06, Marc Zyngier wrote:
> Hi Vladimir,
> 
> On 07/11/16 09:21, Vladimir Murzin wrote:
>> Hi,
>>
>> This series introduces GICv3 ITS to 32-bit world. Since I'm limited
>> with real world 32-bit platforms which uses ITS it was tested with
>> help of vITS on 64-bit host running 32-bit guest.
>>
>> I used Andrea's its/v8 branch at [1] with following option passed to
>> kvmtool: --aarch32 --irqchip=gicv3-its --force-pci
>>
>> [1] git://www.linux-arm.org/kvmtool.git
>>
>> Changelog:
>>
>>     RFC -> v1
>>         - rebased on 4.9-rc2,  gits_read_typer() has been dropped
>> 	- spilt ITS and vITS in separate patch sets
>> 	
>> Vladimir Murzin (6):
>>   irqchip/gic-v3-its: Change unsigned types for AArch32 compatibility
>>   irqchip/gic-v3-its: Narrow down Entry Size when used as a divider
>>   irqchip/gicv3-its: Specialise flush_dcache operation
>>   irqchip/gicv3-its: Specialise readq and writeq accesses
>>   ARM: gic-v3-its: Add 32bit support to GICv3 ITS
>>   ARM: virt: Select ARM_GIC_V3_ITS
>>
>>  arch/arm/Kconfig                    |    1 +
>>  arch/arm/include/asm/arch_gicv3.h   |   54 +++++++++++++++++++++----
>>  arch/arm64/include/asm/arch_gicv3.h |   17 ++++++++
>>  drivers/irqchip/irq-gic-v3-its.c    |   75 +++++++++++++++++------------------
>>  include/linux/irqchip/arm-gic-v3.h  |    4 +-
>>  5 files changed, 104 insertions(+), 47 deletions(-)
> 
> I've queued all of this in my irq/gic-4.10 branch.
> 

Great!

Thanks
Vladimir

> Thanks,
> 
> 	M.
> 

  reply	other threads:[~2016-11-14 10:16 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-11-07  9:21 [RESEND PATCH v1 0/6] Support GICv3 ITS in 32-bit mode Vladimir Murzin
2016-11-07  9:21 ` Vladimir Murzin
2016-11-07  9:21 ` [RESEND PATCH v1 1/6] irqchip/gic-v3-its: Change unsigned types for AArch32 compatibility Vladimir Murzin
2016-11-07  9:21   ` Vladimir Murzin
2016-11-07  9:21 ` [RESEND PATCH v1 2/6] irqchip/gic-v3-its: Narrow down Entry Size when used as a divider Vladimir Murzin
2016-11-07  9:21   ` Vladimir Murzin
2016-11-07  9:21 ` [RESEND PATCH v1 3/6] irqchip/gicv3-its: Specialise flush_dcache operation Vladimir Murzin
2016-11-07  9:21   ` Vladimir Murzin
2016-11-07  9:21 ` [RESEND PATCH v1 4/6] irqchip/gicv3-its: Specialise readq and writeq accesses Vladimir Murzin
2016-11-07  9:21   ` Vladimir Murzin
2016-11-07  9:21 ` [RESEND PATCH v1 5/6] ARM: gic-v3-its: Add 32bit support to GICv3 ITS Vladimir Murzin
2016-11-07  9:21   ` Vladimir Murzin
2016-11-07  9:21 ` [RESEND PATCH v1 6/6] ARM: virt: Select ARM_GIC_V3_ITS Vladimir Murzin
2016-11-07  9:21   ` Vladimir Murzin
2016-11-14 10:06 ` [RESEND PATCH v1 0/6] Support GICv3 ITS in 32-bit mode Marc Zyngier
2016-11-14 10:06   ` Marc Zyngier
2016-11-14 10:16   ` Vladimir Murzin [this message]
2016-11-14 10:16     ` Vladimir Murzin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=58298F10.7030806@arm.com \
    --to=vladimir.murzin@arm.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.