* [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings @ 2017-03-02 10:48 ` Anurup M 0 siblings, 0 replies; 8+ messages in thread From: Anurup M @ 2017-03-02 10:48 UTC (permalink / raw) To: linux-arm-kernel From: Tan Xiaojun <tanxiaojun@huawei.com> Add Hisilicon HiP05/06/07 Djtag dts bindings for CPU and IO Die Signed-off-by: Tan Xiaojun <tanxiaojun@huawei.com> Signed-off-by: Anurup M <anurup.m@huawei.com> --- .../devicetree/bindings/arm/hisilicon/djtag.txt | 51 ++++++++++++++++++++++ 1 file changed, 51 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/djtag.txt diff --git a/Documentation/devicetree/bindings/arm/hisilicon/djtag.txt b/Documentation/devicetree/bindings/arm/hisilicon/djtag.txt new file mode 100644 index 0000000..fde5bab --- /dev/null +++ b/Documentation/devicetree/bindings/arm/hisilicon/djtag.txt @@ -0,0 +1,51 @@ +The Hisilicon Djtag is an independent component which connects with some other +components in the SoC by Debug Bus. The djtag is available in CPU and IO dies +in the chip. The djtag controls access to connecting modules of CPU and IO +dies. +The various connecting components in CPU die (like L3 cache, L3 cache PMU etc.) +are accessed by djtag during real time debugging. In IO die there are connecting +components like RSA. These components appear as devices attached to djtag bus. + +Hisilicon HiP05/06/07 djtag for CPU die +Required properties: + - compatible : The value should be as follows + (a) "hisilicon,hip05-cpu-djtag-v1" for CPU die which use v1 hw in + HiP05 chipset. + (b) "hisilicon,hip06-cpu-djtag-v1" for CPU die which use v1 hw in + HiP06 chipset. + (c) "hisilicon,hip07-cpu-djtag-v2" for CPU die which use v2 hw in + HiP07 chipset. + - reg : Register address and size + - hisilicon,scl-id : The Super Cluster ID for CPU or IO die + +Example 1: Djtag for CPU die in HiP07 + + /* for Hisilicon HiP07 djtag for CPU Die */ + djtag0: djtag at 60010000 { + compatible = "hisilicon,hip07-cpu-djtag-v2"; + reg = <0x0 0x60010000 0x0 0x10000>; + hisilicon,scl-id = <0x03>; + + /* All connecting components will appear as child nodes */ + }; + +Hisilicon HiP05/06/07 djtag for IO die +Required properties: + - compatible : The value should be as follows + (a) "hisilicon,hip05-io-djtag-v1" for IO die which use v1 hw in + HiP05 chipset. + (c) "hisilicon,hip06-io-djtag-v2" for IO die which use v2 hw in + HiP06 chipset. + (d) "hisilicon,hip07-io-djtag-v2" for IO die which use v2 hw in + HiP07 chipset + +Example 2: Djtag for IO die in HiP05 + + /* for Hisilicon HiP05 djtag for IO Die */ + djtag1: djtag at d0000000 { + compatible = "hisilicon,hip05-io-djtag-v1"; + reg = <0x0 0xd0000000 0x0 0x10000>; + hisilicon,scl-id = <0x0>; + + /* All connecting components will appear as child nodes */ + }; -- 2.1.4 ^ permalink raw reply related [flat|nested] 8+ messages in thread
* [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings @ 2017-03-02 10:48 ` Anurup M 0 siblings, 0 replies; 8+ messages in thread From: Anurup M @ 2017-03-02 10:48 UTC (permalink / raw) To: robh+dt, mark.rutland, will.deacon Cc: linux-kernel, devicetree, linux-arm-kernel, anurup.m, zhangshaokun, tanxiaojun, xuwei5, sanil.kumar, john.garry, gabriele.paoloni, shiju.jose, huangdaode, wangkefeng.wang, linuxarm, dikshit.n, shyju.pv, anurupvasu From: Tan Xiaojun <tanxiaojun@huawei.com> Add Hisilicon HiP05/06/07 Djtag dts bindings for CPU and IO Die Signed-off-by: Tan Xiaojun <tanxiaojun@huawei.com> Signed-off-by: Anurup M <anurup.m@huawei.com> --- .../devicetree/bindings/arm/hisilicon/djtag.txt | 51 ++++++++++++++++++++++ 1 file changed, 51 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/djtag.txt diff --git a/Documentation/devicetree/bindings/arm/hisilicon/djtag.txt b/Documentation/devicetree/bindings/arm/hisilicon/djtag.txt new file mode 100644 index 0000000..fde5bab --- /dev/null +++ b/Documentation/devicetree/bindings/arm/hisilicon/djtag.txt @@ -0,0 +1,51 @@ +The Hisilicon Djtag is an independent component which connects with some other +components in the SoC by Debug Bus. The djtag is available in CPU and IO dies +in the chip. The djtag controls access to connecting modules of CPU and IO +dies. +The various connecting components in CPU die (like L3 cache, L3 cache PMU etc.) +are accessed by djtag during real time debugging. In IO die there are connecting +components like RSA. These components appear as devices attached to djtag bus. + +Hisilicon HiP05/06/07 djtag for CPU die +Required properties: + - compatible : The value should be as follows + (a) "hisilicon,hip05-cpu-djtag-v1" for CPU die which use v1 hw in + HiP05 chipset. + (b) "hisilicon,hip06-cpu-djtag-v1" for CPU die which use v1 hw in + HiP06 chipset. + (c) "hisilicon,hip07-cpu-djtag-v2" for CPU die which use v2 hw in + HiP07 chipset. + - reg : Register address and size + - hisilicon,scl-id : The Super Cluster ID for CPU or IO die + +Example 1: Djtag for CPU die in HiP07 + + /* for Hisilicon HiP07 djtag for CPU Die */ + djtag0: djtag@60010000 { + compatible = "hisilicon,hip07-cpu-djtag-v2"; + reg = <0x0 0x60010000 0x0 0x10000>; + hisilicon,scl-id = <0x03>; + + /* All connecting components will appear as child nodes */ + }; + +Hisilicon HiP05/06/07 djtag for IO die +Required properties: + - compatible : The value should be as follows + (a) "hisilicon,hip05-io-djtag-v1" for IO die which use v1 hw in + HiP05 chipset. + (c) "hisilicon,hip06-io-djtag-v2" for IO die which use v2 hw in + HiP06 chipset. + (d) "hisilicon,hip07-io-djtag-v2" for IO die which use v2 hw in + HiP07 chipset + +Example 2: Djtag for IO die in HiP05 + + /* for Hisilicon HiP05 djtag for IO Die */ + djtag1: djtag@d0000000 { + compatible = "hisilicon,hip05-io-djtag-v1"; + reg = <0x0 0xd0000000 0x0 0x10000>; + hisilicon,scl-id = <0x0>; + + /* All connecting components will appear as child nodes */ + }; -- 2.1.4 ^ permalink raw reply related [flat|nested] 8+ messages in thread
* [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings 2017-03-02 10:48 ` Anurup M (?) @ 2017-03-03 6:50 ` Rob Herring -1 siblings, 0 replies; 8+ messages in thread From: Rob Herring @ 2017-03-03 6:50 UTC (permalink / raw) To: linux-arm-kernel On Thu, Mar 02, 2017 at 05:48:36AM -0500, Anurup M wrote: > From: Tan Xiaojun <tanxiaojun@huawei.com> > > Add Hisilicon HiP05/06/07 Djtag dts bindings for CPU and IO Die > > Signed-off-by: Tan Xiaojun <tanxiaojun@huawei.com> > Signed-off-by: Anurup M <anurup.m@huawei.com> > --- > .../devicetree/bindings/arm/hisilicon/djtag.txt | 51 ++++++++++++++++++++++ > 1 file changed, 51 insertions(+) > create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/djtag.txt Please add acks when posting new versions. Rob ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings @ 2017-03-03 6:50 ` Rob Herring 0 siblings, 0 replies; 8+ messages in thread From: Rob Herring @ 2017-03-03 6:50 UTC (permalink / raw) To: Anurup M Cc: mark.rutland, will.deacon, linux-kernel, devicetree, linux-arm-kernel, anurup.m, zhangshaokun, tanxiaojun, xuwei5, sanil.kumar, john.garry, gabriele.paoloni, shiju.jose, huangdaode, wangkefeng.wang, linuxarm, dikshit.n, shyju.pv On Thu, Mar 02, 2017 at 05:48:36AM -0500, Anurup M wrote: > From: Tan Xiaojun <tanxiaojun@huawei.com> > > Add Hisilicon HiP05/06/07 Djtag dts bindings for CPU and IO Die > > Signed-off-by: Tan Xiaojun <tanxiaojun@huawei.com> > Signed-off-by: Anurup M <anurup.m@huawei.com> > --- > .../devicetree/bindings/arm/hisilicon/djtag.txt | 51 ++++++++++++++++++++++ > 1 file changed, 51 insertions(+) > create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/djtag.txt Please add acks when posting new versions. Rob ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings @ 2017-03-03 6:50 ` Rob Herring 0 siblings, 0 replies; 8+ messages in thread From: Rob Herring @ 2017-03-03 6:50 UTC (permalink / raw) To: Anurup M Cc: mark.rutland, devicetree, wangkefeng.wang, gabriele.paoloni, huangdaode, tanxiaojun, john.garry, will.deacon, linux-kernel, xuwei5, linuxarm, zhangshaokun, sanil.kumar, anurup.m, dikshit.n, shyju.pv, linux-arm-kernel, shiju.jose On Thu, Mar 02, 2017 at 05:48:36AM -0500, Anurup M wrote: > From: Tan Xiaojun <tanxiaojun@huawei.com> > > Add Hisilicon HiP05/06/07 Djtag dts bindings for CPU and IO Die > > Signed-off-by: Tan Xiaojun <tanxiaojun@huawei.com> > Signed-off-by: Anurup M <anurup.m@huawei.com> > --- > .../devicetree/bindings/arm/hisilicon/djtag.txt | 51 ++++++++++++++++++++++ > 1 file changed, 51 insertions(+) > create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/djtag.txt Please add acks when posting new versions. Rob ^ permalink raw reply [flat|nested] 8+ messages in thread
* [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings 2017-03-03 6:50 ` Rob Herring (?) @ 2017-03-03 9:48 ` Anurup M -1 siblings, 0 replies; 8+ messages in thread From: Anurup M @ 2017-03-03 9:48 UTC (permalink / raw) To: linux-arm-kernel On Friday 03 March 2017 12:20 PM, Rob Herring wrote: > On Thu, Mar 02, 2017 at 05:48:36AM -0500, Anurup M wrote: >> From: Tan Xiaojun <tanxiaojun@huawei.com> >> >> Add Hisilicon HiP05/06/07 Djtag dts bindings for CPU and IO Die >> >> Signed-off-by: Tan Xiaojun <tanxiaojun@huawei.com> >> Signed-off-by: Anurup M <anurup.m@huawei.com> >> --- >> .../devicetree/bindings/arm/hisilicon/djtag.txt | 51 ++++++++++++++++++++++ >> 1 file changed, 51 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/djtag.txt > Please add acks when posting new versions. There was a correction in the example in 02/11 and also 03/11 for removal of IRQ of MN PMU. So I did not add the acks. I shall make sure to add them in newer versions. Thanks, Anurup > Rob ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings @ 2017-03-03 9:48 ` Anurup M 0 siblings, 0 replies; 8+ messages in thread From: Anurup M @ 2017-03-03 9:48 UTC (permalink / raw) To: Rob Herring Cc: mark.rutland, will.deacon, linux-kernel, devicetree, linux-arm-kernel, anurup.m, zhangshaokun, tanxiaojun, xuwei5, sanil.kumar, john.garry, gabriele.paoloni, shiju.jose, huangdaode, wangkefeng.wang, linuxarm, dikshit.n, shyju.pv On Friday 03 March 2017 12:20 PM, Rob Herring wrote: > On Thu, Mar 02, 2017 at 05:48:36AM -0500, Anurup M wrote: >> From: Tan Xiaojun <tanxiaojun@huawei.com> >> >> Add Hisilicon HiP05/06/07 Djtag dts bindings for CPU and IO Die >> >> Signed-off-by: Tan Xiaojun <tanxiaojun@huawei.com> >> Signed-off-by: Anurup M <anurup.m@huawei.com> >> --- >> .../devicetree/bindings/arm/hisilicon/djtag.txt | 51 ++++++++++++++++++++++ >> 1 file changed, 51 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/djtag.txt > Please add acks when posting new versions. There was a correction in the example in 02/11 and also 03/11 for removal of IRQ of MN PMU. So I did not add the acks. I shall make sure to add them in newer versions. Thanks, Anurup > Rob ^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings @ 2017-03-03 9:48 ` Anurup M 0 siblings, 0 replies; 8+ messages in thread From: Anurup M @ 2017-03-03 9:48 UTC (permalink / raw) To: Rob Herring Cc: mark.rutland, devicetree, wangkefeng.wang, gabriele.paoloni, huangdaode, tanxiaojun, john.garry, will.deacon, linux-kernel, xuwei5, linuxarm, zhangshaokun, sanil.kumar, anurup.m, dikshit.n, shyju.pv, linux-arm-kernel, shiju.jose On Friday 03 March 2017 12:20 PM, Rob Herring wrote: > On Thu, Mar 02, 2017 at 05:48:36AM -0500, Anurup M wrote: >> From: Tan Xiaojun <tanxiaojun@huawei.com> >> >> Add Hisilicon HiP05/06/07 Djtag dts bindings for CPU and IO Die >> >> Signed-off-by: Tan Xiaojun <tanxiaojun@huawei.com> >> Signed-off-by: Anurup M <anurup.m@huawei.com> >> --- >> .../devicetree/bindings/arm/hisilicon/djtag.txt | 51 ++++++++++++++++++++++ >> 1 file changed, 51 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/arm/hisilicon/djtag.txt > Please add acks when posting new versions. There was a correction in the example in 02/11 and also 03/11 for removal of IRQ of MN PMU. So I did not add the acks. I shall make sure to add them in newer versions. Thanks, Anurup > Rob ^ permalink raw reply [flat|nested] 8+ messages in thread
end of thread, other threads:[~2017-03-03 13:31 UTC | newest] Thread overview: 8+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2017-03-02 10:48 [PATCH v5 02/11] dt-bindings: hisi: Add Hisilicon HiP05/06/07 Djtag dts bindings Anurup M 2017-03-02 10:48 ` Anurup M 2017-03-03 6:50 ` Rob Herring 2017-03-03 6:50 ` Rob Herring 2017-03-03 6:50 ` Rob Herring 2017-03-03 9:48 ` Anurup M 2017-03-03 9:48 ` Anurup M 2017-03-03 9:48 ` Anurup M
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.