All of lore.kernel.org
 help / color / mirror / Atom feed
From: Andrew Cooper <andrew.cooper3@citrix.com>
To: Jan Beulich <JBeulich@suse.com>
Cc: Boris Ostrovsky <boris.ostrovsky@oracle.com>,
	xen-devel <xen-devel@lists.xen.org>
Subject: Re: MSR_SPEC_CTRL intercept
Date: Fri, 25 May 2018 16:25:54 +0100	[thread overview]
Message-ID: <58fede0c-4835-e05d-e286-309834d8e7b7@citrix.com> (raw)
In-Reply-To: <5B0692BE02000078001C57C6@prv1-mh.provo.novell.com>

On 24/05/18 11:23, Jan Beulich wrote:
>>>> On 24.05.18 at 12:13, <andrew.cooper3@citrix.com> wrote:
>> On 24/05/18 09:13, Jan Beulich wrote:
>>>>>> On 24.05.18 at 00:09, <andrew.cooper3@citrix.com> wrote:
>>>> It is, as documented, not completely strictly true (according to the
>>>> latest revision of the spec), but is there deliberately to simply so we
>>>> don't give the guest implausible configurations.  There is not a
>>>> processor with STIBP but without IBRSB, nor is there one with SSBD
>>>> without STIBP or IBRSB, and it is unlikely that future processors would
>>>> change this arrangement.
>>> As pointed out elsewhere I believe this is a wrong dependency to make,
>>> even if perhaps current or past Intel docs suggest so (AMD ones don't
>>> for their versions of the features). Wile it may be the case that there's
>>> currently no case in practice with SSBD but no IBRSB, I don't see why
>>> this would need to remain that way. The two things are strictly
>>> independent.
>> Features will never disappear.  x86, more than most, maintains its
>> backwards compatibility.
> See how 3dNow insns have disappeared?

And LWIP, XOP (although XOP hasn't actually disappeared because it turns
out that Zen pipeline still execute FMA4 instruction).

> CPUID flags exist for the
> very purpose of allowing pieces to exist / not exist independent of
> one another.

Right, but you've picked examples that are independent of each other.

> For the case here, just consider the case of Intel finding
> that some of their micro-architecture is vulnerable to v4 but not v2.
> Why would they add IBRSB to the respective microcode, when all
> they'd need there is SSBD?

Because all of these features centre around the same MSR.

The cores requiring SSBD are subset of those requiring IBRSB/STIBP, so
this doesn't matter in this specific case.

However, as already seen with IBRS and STIBP being a disjoin set, the
implementation is specifically to allow the unnecessary bits to function
as a compatible no-op, for virtualisation purposes.

So yes, the current behaviour specifically isn't as flexible as we could
be (under the latest revision of the spec), but it is specifically
called out out as a simplifying properly, with an explanation of why
this is a safe and sensible approach to take.

~Andrew

_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xenproject.org
https://lists.xenproject.org/mailman/listinfo/xen-devel

  reply	other threads:[~2018-05-25 15:25 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-05-23 21:40 MSR_SPEC_CTRL intercept Boris Ostrovsky
2018-05-23 21:49 ` Andrew Cooper
2018-05-23 21:59   ` Boris Ostrovsky
2018-05-23 22:09     ` Andrew Cooper
2018-05-23 22:27       ` Boris Ostrovsky
2018-05-23 22:34         ` Andrew Cooper
2018-05-23 22:53           ` Boris Ostrovsky
2018-05-23 22:56             ` Andrew Cooper
2018-05-24  8:13       ` Jan Beulich
2018-05-24 10:13         ` Andrew Cooper
2018-05-24 10:23           ` Jan Beulich
2018-05-25 15:25             ` Andrew Cooper [this message]
2018-05-25 15:42               ` Jan Beulich

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=58fede0c-4835-e05d-e286-309834d8e7b7@citrix.com \
    --to=andrew.cooper3@citrix.com \
    --cc=JBeulich@suse.com \
    --cc=boris.ostrovsky@oracle.com \
    --cc=xen-devel@lists.xen.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.