From: "Zhang, Jerry (Junwei)" <Jerry.Zhang-5C7GfCeVMHo@public.gmane.org>
To: Evan Quan <evan.quan-5C7GfCeVMHo@public.gmane.org>,
amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
Subject: Re: [PATCH] drm/amd/amdgpu: add vega10/raven mmhub/athub golden settings
Date: Thu, 21 Sep 2017 11:28:43 +0800 [thread overview]
Message-ID: <59C331EB.7080203@amd.com> (raw)
In-Reply-To: <1505962614-15022-1-git-send-email-evan.quan-5C7GfCeVMHo@public.gmane.org>
On 09/21/2017 10:56 AM, Evan Quan wrote:
> Change-Id: I28e9ca38b68234d0325a5b8a01d135649939c0af
> Signed-off-by: Evan Quan <evan.quan@amd.com>
Reviewed-by: Junwei Zhang <Jerry.Zhang@amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 23 +++++++++++++++++++++++
> 1 file changed, 23 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
> index 99147f5..6216993 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
> @@ -32,6 +32,8 @@
> #include "vega10/DC/dce_12_0_offset.h"
> #include "vega10/DC/dce_12_0_sh_mask.h"
> #include "vega10/vega10_enum.h"
> +#include "vega10/MMHUB/mmhub_1_0_offset.h"
> +#include "vega10/ATHUB/athub_1_0_offset.h"
>
> #include "soc15_common.h"
>
> @@ -71,6 +73,18 @@ static const u32 golden_settings_vega10_hdp[] =
> 0xf6e, 0x0fffffff, 0x00000000,
> };
>
> +static const u32 golden_settings_mmhub_1_0_0[] =
> +{
> + SOC15_REG_OFFSET(MMHUB, 0, mmDAGB1_WRCLI2), 0x00000007, 0xfe5fe0fa,
> + SOC15_REG_OFFSET(MMHUB, 0, mmMMEA1_DRAM_WR_CLI2GRP_MAP0), 0x00000030, 0x55555565
> +};
> +
> +static const u32 golden_settings_athub_1_0_0[] =
> +{
> + SOC15_REG_OFFSET(ATHUB, 0, mmRPB_ARB_CNTL), 0x0000ff00, 0x00000800,
> + SOC15_REG_OFFSET(ATHUB, 0, mmRPB_ARB_CNTL2), 0x00ff00ff, 0x00080008
> +};
> +
> static int gmc_v9_0_vm_fault_interrupt_state(struct amdgpu_device *adev,
> struct amdgpu_irq_src *src,
> unsigned type,
> @@ -665,8 +679,17 @@ static void gmc_v9_0_init_golden_registers(struct amdgpu_device *adev)
> {
> switch (adev->asic_type) {
> case CHIP_VEGA10:
> + amdgpu_program_register_sequence(adev,
> + golden_settings_mmhub_1_0_0,
> + (const u32)ARRAY_SIZE(golden_settings_mmhub_1_0_0));
> + amdgpu_program_register_sequence(adev,
> + golden_settings_athub_1_0_0,
> + (const u32)ARRAY_SIZE(golden_settings_athub_1_0_0));
> break;
> case CHIP_RAVEN:
> + amdgpu_program_register_sequence(adev,
> + golden_settings_athub_1_0_0,
> + (const u32)ARRAY_SIZE(golden_settings_athub_1_0_0));
> break;
> default:
> break;
>
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
prev parent reply other threads:[~2017-09-21 3:28 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-09-21 2:56 [PATCH] drm/amd/amdgpu: add vega10/raven mmhub/athub golden settings Evan Quan
[not found] ` <1505962614-15022-1-git-send-email-evan.quan-5C7GfCeVMHo@public.gmane.org>
2017-09-21 3:28 ` Zhang, Jerry (Junwei) [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=59C331EB.7080203@amd.com \
--to=jerry.zhang-5c7gfcevmho@public.gmane.org \
--cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
--cc=evan.quan-5C7GfCeVMHo@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.