From: Wei Xu <xuwei5@hisilicon.com>
To: Yao Chen <chenyao11@huawei.com>, <songxiaowei@hisilicon.com>,
<wangbinghui@hisilicon.com>, <lorenzo.pieralisi@arm.com>,
<bhelgaas@google.com>, <robh+dt@kernel.org>,
<mark.rutland@arm.com>, <catalin.marinas@arm.com>,
<will.deacon@arm.com>, <linux-pci@vger.kernel.org>,
<linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<devicetree@vger.kernel.org>
Cc: <dimitrysh@google.com>, <guodong.xu@linaro.org>,
<suzhuangluan@hisilicon.com>, <kongfei@hisilicon.com>,
<xuwei5@hisilicon.com>
Subject: Re: [PATCH v3 2/2] arm64: dts: hi3660: Add pcie msi interrupt attribute
Date: Fri, 11 May 2018 15:09:21 +0100 [thread overview]
Message-ID: <5AF5A411.4010507@hisilicon.com> (raw)
In-Reply-To: <1526030149-23985-3-git-send-email-chenyao11@huawei.com>
Hi Yao,
On 2018/5/11 10:15, Yao Chen wrote:
> Add pcie msi interrupt attribute for hi3660 SOC.
>
> Signed-off-by: Yao Chen <chenyao11@huawei.com>
Applied patch 2 into the hisilicon dt tree.
Thanks!
BR,
Wei
> ---
> arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> index ec3eb8e..2cef8f4 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> @@ -872,6 +872,8 @@
> 0x0 0x02000000>;
> num-lanes = <1>;
> #interrupt-cells = <1>;
> + interrupts = <0 283 4>;
> + interrupt-names = "msi";
> interrupt-map-mask = <0xf800 0 0 7>;
> interrupt-map = <0x0 0 0 1
> &gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
>
WARNING: multiple messages have this Message-ID (diff)
From: xuwei5@hisilicon.com (Wei Xu)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 2/2] arm64: dts: hi3660: Add pcie msi interrupt attribute
Date: Fri, 11 May 2018 15:09:21 +0100 [thread overview]
Message-ID: <5AF5A411.4010507@hisilicon.com> (raw)
In-Reply-To: <1526030149-23985-3-git-send-email-chenyao11@huawei.com>
Hi Yao,
On 2018/5/11 10:15, Yao Chen wrote:
> Add pcie msi interrupt attribute for hi3660 SOC.
>
> Signed-off-by: Yao Chen <chenyao11@huawei.com>
Applied patch 2 into the hisilicon dt tree.
Thanks!
BR,
Wei
> ---
> arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> index ec3eb8e..2cef8f4 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> @@ -872,6 +872,8 @@
> 0x0 0x02000000>;
> num-lanes = <1>;
> #interrupt-cells = <1>;
> + interrupts = <0 283 4>;
> + interrupt-names = "msi";
> interrupt-map-mask = <0xf800 0 0 7>;
> interrupt-map = <0x0 0 0 1
> &gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
>
WARNING: multiple messages have this Message-ID (diff)
From: Wei Xu <xuwei5@hisilicon.com>
To: Yao Chen <chenyao11@huawei.com>,
songxiaowei@hisilicon.com, wangbinghui@hisilicon.com,
lorenzo.pieralisi@arm.com, bhelgaas@google.com,
robh+dt@kernel.org, mark.rutland@arm.com,
catalin.marinas@arm.com, will.deacon@arm.com,
linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org
Cc: dimitrysh@google.com, guodong.xu@linaro.org,
suzhuangluan@hisilicon.com, kongfei@hisilicon.com,
xuwei5@hisilicon.com
Subject: Re: [PATCH v3 2/2] arm64: dts: hi3660: Add pcie msi interrupt attribute
Date: Fri, 11 May 2018 15:09:21 +0100 [thread overview]
Message-ID: <5AF5A411.4010507@hisilicon.com> (raw)
In-Reply-To: <1526030149-23985-3-git-send-email-chenyao11@huawei.com>
Hi Yao,
On 2018/5/11 10:15, Yao Chen wrote:
> Add pcie msi interrupt attribute for hi3660 SOC.
>
> Signed-off-by: Yao Chen <chenyao11@huawei.com>
Applied patch 2 into the hisilicon dt tree.
Thanks!
BR,
Wei
> ---
> arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> index ec3eb8e..2cef8f4 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> @@ -872,6 +872,8 @@
> 0x0 0x02000000>;
> num-lanes = <1>;
> #interrupt-cells = <1>;
> + interrupts = <0 283 4>;
> + interrupt-names = "msi";
> interrupt-map-mask = <0xf800 0 0 7>;
> interrupt-map = <0x0 0 0 1
> &gic GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
>
next prev parent reply other threads:[~2018-05-11 14:09 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-11 9:15 [PATCH v3 0/2] Add MSI support Yao Chen
2018-05-11 9:15 ` Yao Chen
2018-05-11 9:15 ` Yao Chen
2018-05-11 9:15 ` Yao Chen
2018-05-11 9:15 ` [PATCH v3 1/2] PCI: kirin: " Yao Chen
2018-05-11 9:15 ` Yao Chen
2018-05-11 9:15 ` Yao Chen
2018-05-13 23:16 ` Andy Shevchenko
2018-05-13 23:16 ` Andy Shevchenko
2018-05-13 23:16 ` Andy Shevchenko
2018-05-11 9:15 ` [PATCH v3 2/2] arm64: dts: hi3660: Add pcie msi interrupt attribute Yao Chen
2018-05-11 9:15 ` Yao Chen
2018-05-11 9:15 ` Yao Chen
2018-05-11 14:09 ` Wei Xu [this message]
2018-05-11 14:09 ` Wei Xu
2018-05-11 14:09 ` Wei Xu
2018-05-12 0:52 ` 答复: " songxiaowei
2018-05-12 0:52 ` songxiaowei
2018-05-12 0:52 ` songxiaowei
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5AF5A411.4010507@hisilicon.com \
--to=xuwei5@hisilicon.com \
--cc=bhelgaas@google.com \
--cc=catalin.marinas@arm.com \
--cc=chenyao11@huawei.com \
--cc=devicetree@vger.kernel.org \
--cc=dimitrysh@google.com \
--cc=guodong.xu@linaro.org \
--cc=kongfei@hisilicon.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=songxiaowei@hisilicon.com \
--cc=suzhuangluan@hisilicon.com \
--cc=wangbinghui@hisilicon.com \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.