All of lore.kernel.org
 help / color / mirror / Atom feed
* Supporting more IRQs than NR_IRQS + 8196 on ARM64 server
@ 2018-06-22  8:39 ` Yang Yingliang
  0 siblings, 0 replies; 4+ messages in thread
From: Yang Yingliang @ 2018-06-22  8:39 UTC (permalink / raw)
  To: linux-arm-kernel

Hi, Marc
     Current system only supports (NR_IRQS + 8196) interrupts.  It's not 
enough on ARM64
server, on D06 we have several pcie devices and each device supports 256 
VMs and each
VM uses 64 interrupts. Can we set NR_IRQS to a bigger value to support 
more interrupts ?

Thanks,
Yang

^ permalink raw reply	[flat|nested] 4+ messages in thread
* Supporting more IRQs than NR_IRQS + 8196 on ARM64 server
@ 2018-06-22  8:39 ` Yang Yingliang
  0 siblings, 0 replies; 4+ messages in thread
From: Yang Yingliang @ 2018-06-22  8:39 UTC (permalink / raw)
  To: Marc Zyngier
  Cc: Hanjun Guo, linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org, xuehuahu

Hi, Marc
     Current system only supports (NR_IRQS + 8196) interrupts.  It's not 
enough on ARM64
server, on D06 we have several pcie devices and each device supports 256 
VMs and each
VM uses 64 interrupts. Can we set NR_IRQS to a bigger value to support 
more interrupts ?

Thanks,
Yang


^ permalink raw reply	[flat|nested] 4+ messages in thread
* Supporting more IRQs than NR_IRQS + 8196 on ARM64 server
  2018-06-22  8:39 ` Yang Yingliang
@ 2018-06-22 10:38   ` Marc Zyngier
  -1 siblings, 0 replies; 4+ messages in thread
From: Marc Zyngier @ 2018-06-22 10:38 UTC (permalink / raw)
  To: linux-arm-kernel

Hi Yang,

On 22/06/18 09:39, Yang Yingliang wrote:
> Hi, Marc
> Current system only supports (NR_IRQS + 8196) interrupts. It's not 
> enough on ARM64 server, on D06 we have several pcie devices and each
> device supports 256 VMs and each VM uses 64 interrupts. Can we set> NR_IRQS to a bigger value to support more interrupts ?
You could, but it feels quite hackish, and not future proof at all. It
would unnecessarily affect smaller systems that do not need the overhead.

I'd rather we offer the architecture a way to buy into a more dynamic
scheme which wouldn't be limited by a bitmap, or at least made the
bitmap extensible.

I'll have a think about it.

Thanks,

	M.
-- 
Jazz is not dead. It just smells funny...

^ permalink raw reply	[flat|nested] 4+ messages in thread
* Re: Supporting more IRQs than NR_IRQS + 8196 on ARM64 server
@ 2018-06-22 10:38   ` Marc Zyngier
  0 siblings, 0 replies; 4+ messages in thread
From: Marc Zyngier @ 2018-06-22 10:38 UTC (permalink / raw)
  To: Yang Yingliang
  Cc: Hanjun Guo, linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org, xuehuahu

Hi Yang,

On 22/06/18 09:39, Yang Yingliang wrote:
> Hi, Marc
> Current system only supports (NR_IRQS + 8196) interrupts. It's not 
> enough on ARM64 server, on D06 we have several pcie devices and each
> device supports 256 VMs and each VM uses 64 interrupts. Can we set> NR_IRQS to a bigger value to support more interrupts ?
You could, but it feels quite hackish, and not future proof at all. It
would unnecessarily affect smaller systems that do not need the overhead.

I'd rather we offer the architecture a way to buy into a more dynamic
scheme which wouldn't be limited by a bitmap, or at least made the
bitmap extensible.

I'll have a think about it.

Thanks,

	M.
-- 
Jazz is not dead. It just smells funny...

^ permalink raw reply	[flat|nested] 4+ messages in thread
end of thread, other threads:[~2018-06-22 10:38 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-06-22  8:39 Supporting more IRQs than NR_IRQS + 8196 on ARM64 server Yang Yingliang
2018-06-22  8:39 ` Yang Yingliang
2018-06-22 10:38 ` Marc Zyngier
2018-06-22 10:38   ` Marc Zyngier

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.