From: Wei Xu <xuwei5@hisilicon.com>
To: Mike Leach <mike.leach@linaro.org>, <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<coresight@lists.linaro.org>
Cc: mathieu.poirier@linaro.org, suzuki.poulose@arm.com
Subject: Re: [PATCH] dt-bindings: hisilicon: Add CTI bindings for hi-6220
Date: Fri, 15 May 2020 15:06:18 +0800 [thread overview]
Message-ID: <5EBE3F6A.10501@hisilicon.com> (raw)
In-Reply-To: <20200415201259.15831-1-mike.leach@linaro.org>
Hi Mike,
On 2020/4/16 4:12, Mike Leach wrote:
> Adds in CTI device tree information for the Hikey620 board.
>
> Tested on Linux 5.7-rc1.
>
> Signed-off-by: Mike Leach <mike.leach@linaro.org>
> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org>
> Tested-by: Leo Yan <leo.yan@linaro.org>
Thanks!
Applied to the hisilicon arm64 dt tree.
Best Regards,
Wei
> ---
> .../boot/dts/hisilicon/hi6220-coresight.dtsi | 130 ++++++++++++++++--
> 1 file changed, 122 insertions(+), 8 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> index 651771a73ed6..27f067e87601 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> @@ -213,7 +213,7 @@
> };
> };
>
> - etm@f659c000 {
> + etm0: etm@f659c000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf659c000 0 0x1000>;
>
> @@ -232,7 +232,7 @@
> };
> };
>
> - etm@f659d000 {
> + etm1: etm@f659d000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf659d000 0 0x1000>;
>
> @@ -251,7 +251,7 @@
> };
> };
>
> - etm@f659e000 {
> + etm2: etm@f659e000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf659e000 0 0x1000>;
>
> @@ -270,7 +270,7 @@
> };
> };
>
> - etm@f659f000 {
> + etm3: etm@f659f000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf659f000 0 0x1000>;
>
> @@ -289,7 +289,7 @@
> };
> };
>
> - etm@f65dc000 {
> + etm4: etm@f65dc000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf65dc000 0 0x1000>;
>
> @@ -308,7 +308,7 @@
> };
> };
>
> - etm@f65dd000 {
> + etm5: etm@f65dd000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf65dd000 0 0x1000>;
>
> @@ -327,7 +327,7 @@
> };
> };
>
> - etm@f65de000 {
> + etm6: etm@f65de000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf65de000 0 0x1000>;
>
> @@ -346,7 +346,7 @@
> };
> };
>
> - etm@f65df000 {
> + etm7: etm@f65df000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf65df000 0 0x1000>;
>
> @@ -364,5 +364,119 @@
> };
> };
> };
> +
> + /* System CTIs */
> + /* CTI 0 - TMC and TPIU connections */
> + cti@f6403000 {
> + compatible = "arm,coresight-cti", "arm,primecell";
> + reg = <0 0xf6403000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> + };
> +
> + /* CTI - CPU-0 */
> + cti@f6598000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf6598000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu0>;
> + arm,cs-dev-assoc = <&etm0>;
> + };
> +
> + /* CTI - CPU-1 */
> + cti@f6599000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf6599000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu1>;
> + arm,cs-dev-assoc = <&etm1>;
> + };
> +
> + /* CTI - CPU-2 */
> + cti@f659a000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf659a000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu2>;
> + arm,cs-dev-assoc = <&etm2>;
> + };
> +
> + /* CTI - CPU-3 */
> + cti@f659b000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf659b000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu3>;
> + arm,cs-dev-assoc = <&etm3>;
> + };
> +
> + /* CTI - CPU-4 */
> + cti@f65d8000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf65d8000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu4>;
> + arm,cs-dev-assoc = <&etm4>;
> + };
> +
> + /* CTI - CPU-5 */
> + cti@f65d9000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf65d9000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu5>;
> + arm,cs-dev-assoc = <&etm5>;
> + };
> +
> + /* CTI - CPU-6 */
> + cti@f65da000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf65da000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu6>;
> + arm,cs-dev-assoc = <&etm6>;
> + };
> +
> + /* CTI - CPU-7 */
> + cti@f65db000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf65db000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu7>;
> + arm,cs-dev-assoc = <&etm7>;
> + };
> };
> };
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Wei Xu <xuwei5@hisilicon.com>
To: Mike Leach <mike.leach@linaro.org>, <devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<coresight@lists.linaro.org>
Cc: <mathieu.poirier@linaro.org>, <suzuki.poulose@arm.com>
Subject: Re: [PATCH] dt-bindings: hisilicon: Add CTI bindings for hi-6220
Date: Fri, 15 May 2020 15:06:18 +0800 [thread overview]
Message-ID: <5EBE3F6A.10501@hisilicon.com> (raw)
In-Reply-To: <20200415201259.15831-1-mike.leach@linaro.org>
Hi Mike,
On 2020/4/16 4:12, Mike Leach wrote:
> Adds in CTI device tree information for the Hikey620 board.
>
> Tested on Linux 5.7-rc1.
>
> Signed-off-by: Mike Leach <mike.leach@linaro.org>
> Reviewed-by: Mathieu Poirier <mathieu.poirier@linaro.org>
> Tested-by: Leo Yan <leo.yan@linaro.org>
Thanks!
Applied to the hisilicon arm64 dt tree.
Best Regards,
Wei
> ---
> .../boot/dts/hisilicon/hi6220-coresight.dtsi | 130 ++++++++++++++++--
> 1 file changed, 122 insertions(+), 8 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> index 651771a73ed6..27f067e87601 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> @@ -213,7 +213,7 @@
> };
> };
>
> - etm@f659c000 {
> + etm0: etm@f659c000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf659c000 0 0x1000>;
>
> @@ -232,7 +232,7 @@
> };
> };
>
> - etm@f659d000 {
> + etm1: etm@f659d000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf659d000 0 0x1000>;
>
> @@ -251,7 +251,7 @@
> };
> };
>
> - etm@f659e000 {
> + etm2: etm@f659e000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf659e000 0 0x1000>;
>
> @@ -270,7 +270,7 @@
> };
> };
>
> - etm@f659f000 {
> + etm3: etm@f659f000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf659f000 0 0x1000>;
>
> @@ -289,7 +289,7 @@
> };
> };
>
> - etm@f65dc000 {
> + etm4: etm@f65dc000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf65dc000 0 0x1000>;
>
> @@ -308,7 +308,7 @@
> };
> };
>
> - etm@f65dd000 {
> + etm5: etm@f65dd000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf65dd000 0 0x1000>;
>
> @@ -327,7 +327,7 @@
> };
> };
>
> - etm@f65de000 {
> + etm6: etm@f65de000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf65de000 0 0x1000>;
>
> @@ -346,7 +346,7 @@
> };
> };
>
> - etm@f65df000 {
> + etm7: etm@f65df000 {
> compatible = "arm,coresight-etm4x", "arm,primecell";
> reg = <0 0xf65df000 0 0x1000>;
>
> @@ -364,5 +364,119 @@
> };
> };
> };
> +
> + /* System CTIs */
> + /* CTI 0 - TMC and TPIU connections */
> + cti@f6403000 {
> + compatible = "arm,coresight-cti", "arm,primecell";
> + reg = <0 0xf6403000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> + };
> +
> + /* CTI - CPU-0 */
> + cti@f6598000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf6598000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu0>;
> + arm,cs-dev-assoc = <&etm0>;
> + };
> +
> + /* CTI - CPU-1 */
> + cti@f6599000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf6599000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu1>;
> + arm,cs-dev-assoc = <&etm1>;
> + };
> +
> + /* CTI - CPU-2 */
> + cti@f659a000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf659a000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu2>;
> + arm,cs-dev-assoc = <&etm2>;
> + };
> +
> + /* CTI - CPU-3 */
> + cti@f659b000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf659b000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu3>;
> + arm,cs-dev-assoc = <&etm3>;
> + };
> +
> + /* CTI - CPU-4 */
> + cti@f65d8000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf65d8000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu4>;
> + arm,cs-dev-assoc = <&etm4>;
> + };
> +
> + /* CTI - CPU-5 */
> + cti@f65d9000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf65d9000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu5>;
> + arm,cs-dev-assoc = <&etm5>;
> + };
> +
> + /* CTI - CPU-6 */
> + cti@f65da000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf65da000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu6>;
> + arm,cs-dev-assoc = <&etm6>;
> + };
> +
> + /* CTI - CPU-7 */
> + cti@f65db000 {
> + compatible = "arm,coresight-cti-v8-arch", "arm,coresight-cti",
> + "arm,primecell";
> + reg = <0 0xf65db000 0 0x1000>;
> +
> + clocks = <&acpu_sctrl HI6220_ACPU_SFT_AT_S>;
> + clock-names = "apb_pclk";
> +
> + cpu = <&cpu7>;
> + arm,cs-dev-assoc = <&etm7>;
> + };
> };
> };
>
next prev parent reply other threads:[~2020-05-15 7:06 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-15 20:12 [PATCH] dt-bindings: hisilicon: Add CTI bindings for hi-6220 Mike Leach
2020-04-15 20:12 ` Mike Leach
2020-05-15 7:06 ` Wei Xu [this message]
2020-05-15 7:06 ` Wei Xu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=5EBE3F6A.10501@hisilicon.com \
--to=xuwei5@hisilicon.com \
--cc=coresight@lists.linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=mathieu.poirier@linaro.org \
--cc=mike.leach@linaro.org \
--cc=suzuki.poulose@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.