All of lore.kernel.org
 help / color / mirror / Atom feed
From: Kevin Hilman <khilman@kernel.org>
To: Lina Iyer <lina.iyer@linaro.org>
Cc: daniel.lezcano@linaro.org, sboyd@codeaurora.org,
	galak@codeaurora.org, linux-arm-msm@vger.kernel.org,
	linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	lorenzo.pieralisi@arm.com, msivasub@codeaurora.org
Subject: Re: [PATCH v7 1/7] qcom: spm: Add Subsystem Power Manager driver
Date: Tue, 30 Sep 2014 10:26:35 -0700	[thread overview]
Message-ID: <7hiok510l0.fsf@deeprootsystems.com> (raw)
In-Reply-To: <1411779495-39724-2-git-send-email-lina.iyer@linaro.org> (Lina Iyer's message of "Fri, 26 Sep 2014 18:58:09 -0600")

Lina Iyer <lina.iyer@linaro.org> writes:

> Based on work by many authors, available at codeaurora.org
>
> SPM is a hardware block that controls the peripheral logic surrounding
> the application cores (cpu/l$). When the core executes WFI instruction,
> the SPM takes over the putting the core in low power state as
> configured. The wake up for the SPM is an interrupt at the GIC, which
> then completes the rest of low power mode sequence and brings the core
> out of low power mode.
>
> The SPM has a set of control registers that configure the SPMs
> individually based on the type of the core and the runtime conditions.
> SPM is a finite state machine block to which a sequence is provided and
> it interprets the bytes  and executes them in sequence. Each low power
> mode that the core can enter into is provided to the SPM as a sequence.
>
> Configure the SPM to set the core (cpu or L2) into its low power mode,
> the index of the first command in the sequence is set in the SPM_CTL
> register. When the core executes ARM wfi instruction, it triggers the
> SPM state machine to start executing from that index. The SPM state
> machine waits until the interrupt occurs and starts executing the rest
> of the sequence until it hits the end of the sequence. The end of the
> sequence jumps the core out of its low power mode.
>
> Signed-off-by: Lina Iyer <lina.iyer@linaro.org>

[...]

> diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt b/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt
> index 1505fb8..9a9cc99 100644
> --- a/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt
> +++ b/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt
> @@ -14,10 +14,9 @@ PROPERTIES
>  	Value type: <string>
>  	Definition: shall contain "qcom,saw2". A more specific value should be
>  		    one of:
> -			 "qcom,saw2-v1"
> -			 "qcom,saw2-v1.1"
> -			 "qcom,saw2-v2"
> -			 "qcom,saw2-v2.1"
> +			 "qcom,apq8064-saw2-v1.1-cpu"
> +			 "qcom,msm8974-saw2-v2.1-cpu"
> +			 "qcom,apq8084-saw2-v2.1-cpu"

This looks odd (to me.)  Why are the SoC name and the SAW2 version both
needed?

Kevin

WARNING: multiple messages have this Message-ID (diff)
From: khilman@kernel.org (Kevin Hilman)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v7 1/7] qcom: spm: Add Subsystem Power Manager driver
Date: Tue, 30 Sep 2014 10:26:35 -0700	[thread overview]
Message-ID: <7hiok510l0.fsf@deeprootsystems.com> (raw)
In-Reply-To: <1411779495-39724-2-git-send-email-lina.iyer@linaro.org> (Lina Iyer's message of "Fri, 26 Sep 2014 18:58:09 -0600")

Lina Iyer <lina.iyer@linaro.org> writes:

> Based on work by many authors, available at codeaurora.org
>
> SPM is a hardware block that controls the peripheral logic surrounding
> the application cores (cpu/l$). When the core executes WFI instruction,
> the SPM takes over the putting the core in low power state as
> configured. The wake up for the SPM is an interrupt at the GIC, which
> then completes the rest of low power mode sequence and brings the core
> out of low power mode.
>
> The SPM has a set of control registers that configure the SPMs
> individually based on the type of the core and the runtime conditions.
> SPM is a finite state machine block to which a sequence is provided and
> it interprets the bytes  and executes them in sequence. Each low power
> mode that the core can enter into is provided to the SPM as a sequence.
>
> Configure the SPM to set the core (cpu or L2) into its low power mode,
> the index of the first command in the sequence is set in the SPM_CTL
> register. When the core executes ARM wfi instruction, it triggers the
> SPM state machine to start executing from that index. The SPM state
> machine waits until the interrupt occurs and starts executing the rest
> of the sequence until it hits the end of the sequence. The end of the
> sequence jumps the core out of its low power mode.
>
> Signed-off-by: Lina Iyer <lina.iyer@linaro.org>

[...]

> diff --git a/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt b/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt
> index 1505fb8..9a9cc99 100644
> --- a/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt
> +++ b/Documentation/devicetree/bindings/arm/msm/qcom,saw2.txt
> @@ -14,10 +14,9 @@ PROPERTIES
>  	Value type: <string>
>  	Definition: shall contain "qcom,saw2". A more specific value should be
>  		    one of:
> -			 "qcom,saw2-v1"
> -			 "qcom,saw2-v1.1"
> -			 "qcom,saw2-v2"
> -			 "qcom,saw2-v2.1"
> +			 "qcom,apq8064-saw2-v1.1-cpu"
> +			 "qcom,msm8974-saw2-v2.1-cpu"
> +			 "qcom,apq8084-saw2-v2.1-cpu"

This looks odd (to me.)  Why are the SoC name and the SAW2 version both
needed?

Kevin

  parent reply	other threads:[~2014-09-30 17:26 UTC|newest]

Thread overview: 82+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-09-27  0:58 [PATCH v7 0/7] QCOM 8974 and 8084 cpuidle driver Lina Iyer
2014-09-27  0:58 ` Lina Iyer
2014-09-27  0:58 ` [PATCH v7 1/7] qcom: spm: Add Subsystem Power Manager driver Lina Iyer
2014-09-27  0:58   ` Lina Iyer
2014-09-27  8:07   ` Pramod Gurav
2014-09-27  8:07     ` Pramod Gurav
2014-09-29 10:29   ` Pramod Gurav
2014-09-29 10:29     ` Pramod Gurav
2014-09-29 23:19   ` Stephen Boyd
2014-09-29 23:19     ` Stephen Boyd
2014-09-30 16:27     ` Lina Iyer
2014-09-30 16:27       ` Lina Iyer
2014-09-30 17:26   ` Kevin Hilman [this message]
2014-09-30 17:26     ` Kevin Hilman
2014-09-30 21:18     ` Lina Iyer
2014-09-30 21:18       ` Lina Iyer
2014-09-27  0:58 ` [PATCH v7 2/7] arm: dts: qcom: Add SPM device bindings for 8974 Lina Iyer
2014-09-27  0:58   ` Lina Iyer
2014-09-29 23:02   ` Stephen Boyd
2014-09-29 23:02     ` Stephen Boyd
2014-09-27  0:58 ` [PATCH v7 3/7] arm: dts: qcom: Add SPM device bindings for 8084 Lina Iyer
2014-09-27  0:58   ` Lina Iyer
2014-09-30 17:31   ` Kevin Hilman
2014-09-30 17:31     ` Kevin Hilman
2014-09-27  0:58 ` [PATCH v7 4/7] qcom: pm: Add cpu low power mode functions Lina Iyer
2014-09-27  0:58   ` Lina Iyer
2014-09-27  8:22   ` Pramod Gurav
2014-09-27  8:22     ` Pramod Gurav
2014-09-29 23:37   ` Stephen Boyd
2014-09-29 23:37     ` Stephen Boyd
2014-09-30 16:03     ` Lina Iyer
2014-09-30 16:03       ` Lina Iyer
2014-09-30 17:35       ` Kevin Hilman
2014-09-30 17:35         ` Kevin Hilman
2014-10-02  0:10       ` Stephen Boyd
2014-10-02  0:10         ` Stephen Boyd
2014-10-02  9:50   ` Lorenzo Pieralisi
2014-10-02  9:50     ` Lorenzo Pieralisi
2014-10-06 17:10     ` Lina Iyer
2014-10-06 17:10       ` Lina Iyer
2014-09-27  0:58 ` [PATCH v7 5/7] qcom: cpuidle: Add cpuidle driver for QCOM cpus Lina Iyer
2014-09-27  0:58   ` Lina Iyer
2014-09-27  8:18   ` Pramod Gurav
2014-09-27  8:18     ` Pramod Gurav
2014-09-29 10:31   ` Pramod Gurav
2014-09-29 10:31     ` Pramod Gurav
2014-09-29 15:04     ` Lina Iyer
2014-09-29 15:04       ` Lina Iyer
2014-09-29 15:31   ` Lorenzo Pieralisi
2014-09-29 15:31     ` Lorenzo Pieralisi
2014-09-29 16:16     ` Lina Iyer
2014-09-29 16:16       ` Lina Iyer
2014-09-29 17:22       ` Lorenzo Pieralisi
2014-09-29 17:22         ` Lorenzo Pieralisi
2014-09-30 17:41     ` Kevin Hilman
2014-09-30 17:41       ` Kevin Hilman
2014-09-30 17:51       ` Nicolas Pitre
2014-09-30 17:51         ` Nicolas Pitre
2014-09-30 18:06         ` Kevin Hilman
2014-09-30 18:06           ` Kevin Hilman
2014-09-30 18:30           ` Nicolas Pitre
2014-09-30 18:30             ` Nicolas Pitre
2014-09-30 18:41             ` Kevin Hilman
2014-09-30 18:41               ` Kevin Hilman
2014-09-30 20:36               ` Lina Iyer
2014-09-30 20:36                 ` Lina Iyer
2014-09-29 23:18   ` Stephen Boyd
2014-09-29 23:18     ` Stephen Boyd
2014-09-30  8:58     ` Lorenzo Pieralisi
2014-09-30  8:58       ` Lorenzo Pieralisi
2014-09-30 15:46       ` Lina Iyer
2014-09-30 15:46         ` Lina Iyer
2014-09-30 15:41     ` Lina Iyer
2014-09-30 15:41       ` Lina Iyer
2014-09-27  0:58 ` [PATCH v7 6/7] arm: dts: qcom: Add idle states device nodes for 8974 Lina Iyer
2014-09-27  0:58   ` Lina Iyer
2014-09-27  0:58 ` [PATCH v7 7/7] arm: dts: qcom: Add idle states device nodes for 8084 Lina Iyer
2014-09-27  0:58   ` Lina Iyer
2014-09-29 12:21 ` [PATCH v7 0/7] QCOM 8974 and 8084 cpuidle driver Pramod Gurav
2014-09-29 12:21   ` Pramod Gurav
2014-09-29 15:05   ` Lina Iyer
2014-09-29 15:05     ` Lina Iyer

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=7hiok510l0.fsf@deeprootsystems.com \
    --to=khilman@kernel.org \
    --cc=daniel.lezcano@linaro.org \
    --cc=galak@codeaurora.org \
    --cc=lina.iyer@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-pm@vger.kernel.org \
    --cc=lorenzo.pieralisi@arm.com \
    --cc=msivasub@codeaurora.org \
    --cc=sboyd@codeaurora.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.