All of lore.kernel.org
 help / color / mirror / Atom feed
From: Zhuoying Cai <zycai@linux.ibm.com>
To: thuth@redhat.com, berrange@redhat.com,
	richard.henderson@linaro.org, jrossi@linux.ibm.com,
	qemu-s390x@nongnu.org, qemu-devel@nongnu.org
Cc: david@kernel.org, walling@linux.ibm.com, jjherne@linux.ibm.com,
	pasic@linux.ibm.com, borntraeger@linux.ibm.com,
	farman@linux.ibm.com, mjrosato@linux.ibm.com, iii@linux.ibm.com,
	eblake@redhat.com, armbru@redhat.com, alifm@linux.ibm.com,
	brueckner@linux.ibm.com
Subject: Re: [PATCH v8 09/30] s390x/diag: Implement DIAG 320 subcode 2
Date: Fri, 27 Feb 2026 21:25:36 -0500	[thread overview]
Message-ID: <815ee895-2d73-4ac3-8a53-5903f066f00b@linux.ibm.com> (raw)
In-Reply-To: <20260212204352.1044699-10-zycai@linux.ibm.com>

On 2/12/26 3:43 PM, Zhuoying Cai wrote:
> DIAG 320 subcode 2 provides verification-certificates (VCs) that are in the
> certificate store. Only X509 certificates in DER format and SHA-256 hash
> type are recognized.
> 
> The subcode value is denoted by setting the second-left-most bit
> of an 8-byte field.
> 
> The Verification Certificate Block (VCB) contains the output data
> when the operation completes successfully. It includes a common
> header followed by zero or more Verification Certificate Entries (VCEs),
> depending on the VCB input length and the VC range (from the first VC
> index to the last VC index) in the certificate store.
> 
> Each VCE contains information about a certificate retrieved from
> the S390IPLCertificateStore, such as the certificate name, key type,
> key ID length, hash length, and the raw certificate data.
> The key ID and hash are extracted from the raw certificate by the crypto API.
> 
> Note: SHA2-256 VC hash type is required for retrieving the hash
> (fingerprint) of the certificate.
> 
> Signed-off-by: Zhuoying Cai <zycai@linux.ibm.com>
> ---
>  docs/specs/s390x-secure-ipl.rst |  22 +++
>  hw/s390x/cert-store.h           |   3 +-
>  include/hw/s390x/ipl/diag320.h  |  50 +++++
>  target/s390x/diag.c             | 328 +++++++++++++++++++++++++++++++-
>  4 files changed, 400 insertions(+), 3 deletions(-)
> 
> diff --git a/docs/specs/s390x-secure-ipl.rst b/docs/specs/s390x-secure-ipl.rst
> index d3ece8a82d..22da589162 100644
> --- a/docs/specs/s390x-secure-ipl.rst
> +++ b/docs/specs/s390x-secure-ipl.rst
> @@ -38,3 +38,25 @@ Subcode 1 - query verification certificate storage information
>      The output is returned in the verification-certificate-storage-size block
>      (VCSSB). A VCSSB length of 4 indicates that no certificates are available
>      in the CS.
> +
> +Subcode 2 - store verification certificates
> +    Provides VCs that are in the certificate store.
> +
> +    The output is provided in a VCB, which includes a common header followed by
> +    zero or more verification-certificate entries (VCEs).
> +
> +    The instruction expects the cert store to
> +    maintain an origin of 1 for the index (i.e. a retrieval of the first
> +    certificate in the store should be denoted by setting first-VC to 1).
> +
> +    The first-VC index and last-VC index fields of VCB specify the range of VCs
> +    to be stored by subcode 2. Stored count and remained count fields specify
> +    the number of VCs stored and could not be stored in the VCB due to
> +    insufficient storage specified in the VCB input length field.
> +
> +    Each VCE contains a header followed by information extracted from a
> +    certificate within the certificate store. The information includes:
> +    key-id, hash, and certificate data. This information is stored
> +    contiguously in a VCE (with zero-padding). Following the header, the
> +    key-id is immediately stored. The hash and certificate data follow and
> +    may be accessed via the respective offset fields stored in the VCE.

[...]

>  QEMU_BUILD_BUG_MSG(sizeof(VCStorageSizeBlock) != VCSSB_MIN_LEN,
>                     "size of VCStorageSizeBlock is wrong");
> +QEMU_BUILD_BUG_MSG(sizeof(VCBlock) != VCB_HEADER_LEN, "size of VCBlock is wrong");
> +QEMU_BUILD_BUG_MSG(sizeof(VCEntry) != VCE_HEADER_LEN, "size of VCEntry is wrong");
>  
>  void handle_diag_320(CPUS390XState *env, uint64_t r1, uint64_t r3, uintptr_t ra)
>  {
> @@ -267,7 +585,8 @@ void handle_diag_320(CPUS390XState *env, uint64_t r1, uint64_t r3, uintptr_t ra)
>           * for now.
>           */
>          uint32_t ism_word0 = cpu_to_be32(DIAG_320_ISM_QUERY_SUBCODES |
> -                                         DIAG_320_ISM_QUERY_VCSI);
> +                                         DIAG_320_ISM_QUERY_VCSI |
> +                                         DIAG_320_ISM_STORE_VC);
>  
>          if (s390_cpu_virt_mem_write(cpu, addr, r1, &ism_word0, sizeof(ism_word0))) {
>              s390_cpu_virt_mem_handle_exc(cpu, ra);
> @@ -293,6 +612,13 @@ void handle_diag_320(CPUS390XState *env, uint64_t r1, uint64_t r3, uintptr_t ra)
>          }
>          env->regs[r1 + 1] = rc;
>          break;

Subcode 2 should raise a specification exception if the address in
register r1 is not on a 4K‑byte boundary. I will handle this with the
appropriate changes in the next version.

> +    case DIAG_320_SUBC_STORE_VC:
> +        rc = handle_diag320_store_vc(cpu, addr, r1, ra, cs);
> +        if (rc == -1) {
> +            return;
> +        }
> +        env->regs[r1 + 1] = rc;
> +        break;
>      default:
>          env->regs[r1 + 1] = DIAG_320_RC_NOT_SUPPORTED;
>          break;



  parent reply	other threads:[~2026-02-28  2:26 UTC|newest]

Thread overview: 72+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-02-12 20:43 [PATCH v8 00/30] Secure IPL Support for SCSI Scheme of virtio-blk/virtio-scsi Devices Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 01/30] Add boot-certs to s390-ccw-virtio machine type option Zhuoying Cai
2026-02-17  8:30   ` Markus Armbruster
2026-02-12 20:43 ` [PATCH v8 02/30] crypto/x509-utils: Refactor with GNUTLS fallback Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 03/30] crypto/x509-utils: Add helper functions for certificate store Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 04/30] hw/s390x/ipl: Create " Zhuoying Cai
2026-02-26 16:02   ` Thomas Huth
2026-02-28  1:45     ` Zhuoying Cai
2026-03-05 21:34   ` Farhan Ali
2026-02-12 20:43 ` [PATCH v8 05/30] s390x/diag: Introduce DIAG 320 for Certificate Store Facility Zhuoying Cai
2026-02-27 12:41   ` Thomas Huth
2026-02-28  1:47     ` Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 06/30] s390x/diag: Refactor address validation check from diag308_parm_check Zhuoying Cai
2026-02-27 12:46   ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 07/30] s390x/diag: Implement DIAG 320 subcode 1 Zhuoying Cai
2026-02-27 12:58   ` Thomas Huth
2026-02-28  2:15     ` Zhuoying Cai
2026-02-28 12:51       ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 08/30] crypto/x509-utils: Add helper functions for DIAG 320 subcode 2 Zhuoying Cai
2026-02-28 13:43   ` Thomas Huth
2026-03-03 21:02     ` Zhuoying Cai
2026-03-04  7:26       ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 09/30] s390x/diag: Implement " Zhuoying Cai
2026-02-17  8:18   ` Markus Armbruster
2026-02-17 21:29     ` Zhuoying Cai
2026-02-28  2:25   ` Zhuoying Cai [this message]
2026-02-28 14:07   ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 10/30] s390x/diag: Introduce DIAG 508 for secure IPL operations Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 11/30] crypto/x509-utils: Add helper functions for DIAG 508 subcode 1 Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 12/30] s390x/diag: Implement DIAG 508 subcode 1 for signature verification Zhuoying Cai
2026-03-03 20:22   ` Farhan Ali
2026-02-12 20:43 ` [PATCH v8 13/30] s390x/ipl: Introduce IPL Information Report Block (IIRB) Zhuoying Cai
2026-03-03 20:38   ` Farhan Ali
2026-02-12 20:43 ` [PATCH v8 14/30] pc-bios/s390-ccw: Define memory for IPLB and convert IPLB to pointers Zhuoying Cai
2026-03-02  9:56   ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 15/30] hw/s390x/ipl: Add IPIB flags to IPL Parameter Block Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 16/30] s390x: Guest support for Secure-IPL Facility Zhuoying Cai
2026-03-02 10:03   ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 17/30] pc-bios/s390-ccw: Refactor zipl_run() Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 18/30] pc-bios/s390-ccw: Rework zipl_load_segment function Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 19/30] pc-bios/s390-ccw: Add signature verification for secure IPL in audit mode Zhuoying Cai
2026-03-02 10:48   ` Thomas Huth
2026-03-03 21:46   ` Farhan Ali
2026-03-04 22:17     ` Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 20/30] pc-bios/s390-ccw: Add signed component address overlap checks Zhuoying Cai
2026-03-02 11:01   ` Thomas Huth
2026-03-03 22:07   ` Farhan Ali
2026-03-03 22:36     ` Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 21/30] s390x: Guest support for Secure-IPL Code Loading Attributes Facility (SCLAF) Zhuoying Cai
2026-02-17  8:06   ` Markus Armbruster
2026-02-17  8:19     ` Markus Armbruster
2026-02-12 20:43 ` [PATCH v8 22/30] pc-bios/s390-ccw: Add additional security checks for secure boot Zhuoying Cai
2026-03-02 11:24   ` Thomas Huth
2026-03-03 21:17     ` Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 23/30] Add secure-boot to s390-ccw-virtio machine type option Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 24/30] hw/s390x/ipl: Set IPIB flags for secure IPL Zhuoying Cai
2026-03-02 11:34   ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 25/30] pc-bios/s390-ccw: Handle true secure IPL mode Zhuoying Cai
2026-03-02 12:53   ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 26/30] hw/s390x/ipl: Handle secure boot with multiple boot devices Zhuoying Cai
2026-03-02 12:59   ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 27/30] hw/s390x/ipl: Handle secure boot without specifying a boot device Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 28/30] tests/functional/s390x: Add secure IPL functional test Zhuoying Cai
2026-03-02 13:35   ` Thomas Huth
2026-03-03 22:07     ` Zhuoying Cai
2026-02-12 20:43 ` [PATCH v8 29/30] docs/specs: Add secure IPL documentation Zhuoying Cai
2026-03-02 13:45   ` Thomas Huth
2026-02-12 20:43 ` [PATCH v8 30/30] docs/system/s390x: " Zhuoying Cai
2026-02-17  8:06   ` Markus Armbruster
2026-02-17  8:20     ` Markus Armbruster
2026-02-17 20:29       ` Zhuoying Cai
2026-03-02 16:24   ` Thomas Huth

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=815ee895-2d73-4ac3-8a53-5903f066f00b@linux.ibm.com \
    --to=zycai@linux.ibm.com \
    --cc=alifm@linux.ibm.com \
    --cc=armbru@redhat.com \
    --cc=berrange@redhat.com \
    --cc=borntraeger@linux.ibm.com \
    --cc=brueckner@linux.ibm.com \
    --cc=david@kernel.org \
    --cc=eblake@redhat.com \
    --cc=farman@linux.ibm.com \
    --cc=iii@linux.ibm.com \
    --cc=jjherne@linux.ibm.com \
    --cc=jrossi@linux.ibm.com \
    --cc=mjrosato@linux.ibm.com \
    --cc=pasic@linux.ibm.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-s390x@nongnu.org \
    --cc=richard.henderson@linaro.org \
    --cc=thuth@redhat.com \
    --cc=walling@linux.ibm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.