From: Marc Zyngier <maz@kernel.org>
To: Stephen Boyd <swboyd@chromium.org>
Cc: Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
Mark Rutland <mark.rutland@arm.com>,
rnayak@codeaurora.org, suzuki.poulose@arm.com,
catalin.marinas@arm.com,
linux-arm-kernel <linux-arm-kernel-bounces@lists.infradead.org>,
linux-kernel@vger.kernel.org, jeremy.linton@arm.com,
bjorn.andersson@linaro.org, linux-arm-msm@vger.kernel.org,
andrew.murray@arm.com, will@kernel.org, dave.martin@arm.com,
linux-arm-kernel@lists.infradead.org, marc.w.gonzalez@free.fr
Subject: Re: Relax CPU features sanity checking on heterogeneous architectures
Date: Fri, 18 Oct 2019 17:40:29 +0100 [thread overview]
Message-ID: <86h846ypky.wl-maz@kernel.org> (raw)
In-Reply-To: <5da9cd3a.1c69fb81.95e9.e5e2@mx.google.com>
On Fri, 18 Oct 2019 15:33:29 +0100,
Stephen Boyd <swboyd@chromium.org> wrote:
>
> Quoting Marc Zyngier (2019-10-18 00:20:56)
> >
> > If this SoC is anythinig like SM8150, 32bit guests will be hit and
> > miss,
> > depending on the CPU your guest runs on, or is migrated to. We need to
> > either drop capabilities from the 32bit-capable CPU, or prevent the
> > non-32bit capable CPU from booting if a 32bit guest has been started.
> >
> > You just have to hope that the kernel is entered at EL2, and that QC's
> > "value add" has been moved somewhere else...
> >
>
> Ok that's good.
I need a new signature.
M.
--
Jazz is not dead, it just smells funny.
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <maz@kernel.org>
To: Stephen Boyd <swboyd@chromium.org>
Cc: Mark Rutland <mark.rutland@arm.com>,
Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
rnayak@codeaurora.org, suzuki.poulose@arm.com,
catalin.marinas@arm.com,
linux-arm-kernel <linux-arm-kernel-bounces@lists.infradead.org>,
marc.w.gonzalez@free.fr, linux-kernel@vger.kernel.org,
jeremy.linton@arm.com, bjorn.andersson@linaro.org,
linux-arm-msm@vger.kernel.org, andrew.murray@arm.com,
will@kernel.org, dave.martin@arm.com,
linux-arm-kernel@lists.infradead.org
Subject: Re: Relax CPU features sanity checking on heterogeneous architectures
Date: Fri, 18 Oct 2019 17:40:29 +0100 [thread overview]
Message-ID: <86h846ypky.wl-maz@kernel.org> (raw)
In-Reply-To: <5da9cd3a.1c69fb81.95e9.e5e2@mx.google.com>
On Fri, 18 Oct 2019 15:33:29 +0100,
Stephen Boyd <swboyd@chromium.org> wrote:
>
> Quoting Marc Zyngier (2019-10-18 00:20:56)
> >
> > If this SoC is anythinig like SM8150, 32bit guests will be hit and
> > miss,
> > depending on the CPU your guest runs on, or is migrated to. We need to
> > either drop capabilities from the 32bit-capable CPU, or prevent the
> > non-32bit capable CPU from booting if a 32bit guest has been started.
> >
> > You just have to hope that the kernel is entered at EL2, and that QC's
> > "value add" has been moved somewhere else...
> >
>
> Ok that's good.
I need a new signature.
M.
--
Jazz is not dead, it just smells funny.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-10-18 16:40 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-10-11 5:49 Relax CPU features sanity checking on heterogeneous architectures Sai Prakash Ranjan
2019-10-11 5:49 ` Sai Prakash Ranjan
2019-10-11 9:19 ` Marc Gonzalez
2019-10-11 9:19 ` Marc Gonzalez
2019-10-11 9:57 ` Sai Prakash Ranjan
2019-10-11 9:57 ` Sai Prakash Ranjan
2019-10-11 10:50 ` Mark Rutland
2019-10-11 10:50 ` Mark Rutland
2019-10-11 11:09 ` Marc Gonzalez
2019-10-11 11:09 ` Marc Gonzalez
2019-10-11 13:33 ` Sai Prakash Ranjan
2019-10-11 13:33 ` Sai Prakash Ranjan
2019-10-11 13:17 ` Sai Prakash Ranjan
2019-10-11 13:17 ` Sai Prakash Ranjan
2019-10-11 13:34 ` Marc Zyngier
2019-10-11 13:34 ` Marc Zyngier
2019-10-11 13:40 ` Sai Prakash Ranjan
2019-10-11 13:40 ` Sai Prakash Ranjan
2019-10-17 20:00 ` Stephen Boyd
2019-10-17 20:00 ` Stephen Boyd
2019-10-18 7:20 ` Marc Zyngier
2019-10-18 7:20 ` Marc Zyngier
2019-10-18 14:33 ` Stephen Boyd
2019-10-18 14:33 ` Stephen Boyd
2019-10-18 16:40 ` Marc Zyngier [this message]
2019-10-18 16:40 ` Marc Zyngier
2019-10-18 10:18 ` Sai Prakash Ranjan
2019-10-18 10:18 ` Sai Prakash Ranjan
2019-10-11 13:33 ` Marc Zyngier
2019-10-11 13:33 ` Marc Zyngier
2019-10-11 13:54 ` Mark Rutland
2019-10-11 13:54 ` Mark Rutland
2019-10-11 14:06 ` Marc Zyngier
2019-10-11 14:06 ` Marc Zyngier
2019-10-17 21:39 ` Jeremy Linton
2019-10-17 21:39 ` Jeremy Linton
2019-10-18 9:01 ` Catalin Marinas
2019-10-18 9:01 ` Catalin Marinas
2020-01-20 2:47 ` Sai Prakash Ranjan
2020-01-20 2:47 ` Sai Prakash Ranjan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=86h846ypky.wl-maz@kernel.org \
--to=maz@kernel.org \
--cc=andrew.murray@arm.com \
--cc=bjorn.andersson@linaro.org \
--cc=catalin.marinas@arm.com \
--cc=dave.martin@arm.com \
--cc=jeremy.linton@arm.com \
--cc=linux-arm-kernel-bounces@lists.infradead.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=marc.w.gonzalez@free.fr \
--cc=mark.rutland@arm.com \
--cc=rnayak@codeaurora.org \
--cc=saiprakash.ranjan@codeaurora.org \
--cc=suzuki.poulose@arm.com \
--cc=swboyd@chromium.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.