All of lore.kernel.org
 help / color / mirror / Atom feed
From: Marc Zyngier <marc.zyngier@arm.com>
To: "Saidi, Ali" <alisaidi@amazon.com>
Cc: "kvm@vger.kernel.org" <kvm@vger.kernel.org>,
	"Raslan, KarimAllah" <karahmed@amazon.de>,
	"kvmarm@lists.cs.columbia.edu" <kvmarm@lists.cs.columbia.edu>,
	"linux-arm-kernel@lists.infradead.org"
	<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH 1/8] KVM: arm/arm64: vgic: Add LPI translation cache definition
Date: Fri, 07 Jun 2019 08:38:31 +0100	[thread overview]
Message-ID: <86imthhmko.wl-marc.zyngier@arm.com> (raw)
In-Reply-To: <3698E5F4-6E33-4175-9EA0-7CB961705264@amazon.com>

On Fri, 07 Jun 2019 04:47:29 +0100,
"Saidi, Ali" <alisaidi@amazon.com> wrote:
> 
> 
> On 6/6/19, 11:55 AM, "Marc Zyngier" <marc.zyngier@arm.com> wrote:
> 
>     Add the basic data structure that expresses an MSI to LPI
>     translation as well as the allocation/release hooks.
>     
>     THe size of the cache is arbitrarily defined as 4*nr_vcpus.
> 
> A cache size of 8/vCPU should result in cache hits in most cases and
> 16/vCPU will pretty much always result in a cache hit.

What is this interesting observation based on? On the face of it, this
is just as random as what I have already.

Thanks,

	M.

-- 
Jazz is not dead, it just smells funny.
_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm

WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <marc.zyngier@arm.com>
To: "Saidi, Ali" <alisaidi@amazon.com>
Cc: "kvm@vger.kernel.org" <kvm@vger.kernel.org>,
	Julien Thierry <julien.thierry@arm.com>,
	"Raslan, KarimAllah" <karahmed@amazon.de>,
	Suzuki K Poulose <suzuki.poulose@arm.com>,
	Christoffer Dall <christoffer.dall@arm.com>,
	Eric Auger <eric.auger@redhat.com>,
	James Morse <james.morse@arm.com>,
	Zenghui Yu <yuzenghui@huawei.com>,
	"kvmarm@lists.cs.columbia.edu" <kvmarm@lists.cs.columbia.edu>,
	"linux-arm-kernel@lists.infradead.org"
	<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH 1/8] KVM: arm/arm64: vgic: Add LPI translation cache definition
Date: Fri, 07 Jun 2019 08:38:31 +0100	[thread overview]
Message-ID: <86imthhmko.wl-marc.zyngier@arm.com> (raw)
In-Reply-To: <3698E5F4-6E33-4175-9EA0-7CB961705264@amazon.com>

On Fri, 07 Jun 2019 04:47:29 +0100,
"Saidi, Ali" <alisaidi@amazon.com> wrote:
> 
> 
> On 6/6/19, 11:55 AM, "Marc Zyngier" <marc.zyngier@arm.com> wrote:
> 
>     Add the basic data structure that expresses an MSI to LPI
>     translation as well as the allocation/release hooks.
>     
>     THe size of the cache is arbitrarily defined as 4*nr_vcpus.
> 
> A cache size of 8/vCPU should result in cache hits in most cases and
> 16/vCPU will pretty much always result in a cache hit.

What is this interesting observation based on? On the face of it, this
is just as random as what I have already.

Thanks,

	M.

-- 
Jazz is not dead, it just smells funny.

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2019-06-07  7:38 UTC|newest]

Thread overview: 74+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-06-06 16:54 [PATCH 0/8] KVM: arm/arm64: vgic: ITS translation cache Marc Zyngier
2019-06-06 16:54 ` Marc Zyngier
2019-06-06 16:54 ` Marc Zyngier
2019-06-06 16:54 ` [PATCH 1/8] KVM: arm/arm64: vgic: Add LPI translation cache definition Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-07  3:47   ` Saidi, Ali
2019-06-07  3:47     ` Saidi, Ali
2019-06-07  3:47     ` Saidi, Ali
2019-06-07  7:38     ` Marc Zyngier [this message]
2019-06-07  7:38       ` Marc Zyngier
2019-06-07  8:12   ` Julien Thierry
2019-06-07  8:12     ` Julien Thierry
2019-06-07  8:12     ` Julien Thierry
2019-06-07  8:38     ` Marc Zyngier
2019-06-07  8:38       ` Marc Zyngier
2019-06-07  8:38       ` Marc Zyngier
2019-06-07 12:09   ` Auger Eric
2019-06-07 12:09     ` Auger Eric
2019-06-07 12:09     ` Auger Eric
2019-06-07 12:44     ` Marc Zyngier
2019-06-07 12:44       ` Marc Zyngier
2019-06-07 12:44       ` Marc Zyngier
2019-06-07 14:15       ` Auger Eric
2019-06-07 14:15         ` Auger Eric
2019-06-07 14:15         ` Auger Eric
2019-06-07 15:04         ` Marc Zyngier
2019-06-07 15:04           ` Marc Zyngier
2019-06-07 15:04           ` Marc Zyngier
2019-06-06 16:54 ` [PATCH 2/8] KVM: arm/arm64: vgic: Add __vgic_put_lpi_locked primitive Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-07 12:11   ` Auger Eric
2019-06-07 12:11     ` Auger Eric
2019-06-07 12:11     ` Auger Eric
2019-06-06 16:54 ` [PATCH 3/8] KVM: arm/arm64: vgic-its: Cache successful MSI->LPI translation Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-07  8:35   ` Julien Thierry
2019-06-07  8:35     ` Julien Thierry
2019-06-07  8:35     ` Julien Thierry
2019-06-07  8:51     ` Marc Zyngier
2019-06-07  8:51       ` Marc Zyngier
2019-06-07  8:51       ` Marc Zyngier
2019-06-07  8:56       ` Julien Thierry
2019-06-07  8:56         ` Julien Thierry
2019-06-07  8:56         ` Julien Thierry
2019-06-07  9:16         ` Marc Zyngier
2019-06-07  9:16           ` Marc Zyngier
2019-06-07  9:16           ` Marc Zyngier
2019-06-07 14:29   ` Auger Eric
2019-06-07 14:29     ` Auger Eric
2019-06-07 14:29     ` Auger Eric
2019-06-06 16:54 ` [PATCH 4/8] KVM: arm/arm64: vgic-its: Add kvm parameter to vgic_its_free_collection Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-07 14:29   ` Auger Eric
2019-06-07 14:29     ` Auger Eric
2019-06-07 14:29     ` Auger Eric
2019-06-07 14:49     ` Marc Zyngier
2019-06-07 14:49       ` Marc Zyngier
2019-06-07 14:49       ` Marc Zyngier
2019-06-06 16:54 ` [PATCH 5/8] KVM: arm/arm64: vgic-its: Invalidate MSI-LPI translation cache on specific commands Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54 ` [PATCH 6/8] KVM: arm/arm64: vgic-its: Invalidate MSI-LPI translation cache on disabling LPIs Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54 ` [PATCH 7/8] KVM: arm/arm64: vgic-its: Check the LPI translation cache on MSI injection Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54 ` [PATCH 8/8] KVM: arm/arm64: vgic-irqfd: Implement kvm_arch_set_irq_inatomic Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier
2019-06-06 16:54   ` Marc Zyngier

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=86imthhmko.wl-marc.zyngier@arm.com \
    --to=marc.zyngier@arm.com \
    --cc=alisaidi@amazon.com \
    --cc=karahmed@amazon.de \
    --cc=kvm@vger.kernel.org \
    --cc=kvmarm@lists.cs.columbia.edu \
    --cc=linux-arm-kernel@lists.infradead.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.