From: Marc Zyngier <maz@kernel.org>
To: Oliver Upton <oupton@google.com>
Cc: kvm@vger.kernel.org, Peter Shier <pshier@google.com>,
kvmarm@lists.cs.columbia.edu,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v2 6/6] selftests: KVM: Test OS lock behavior
Date: Tue, 02 Nov 2021 11:09:37 +0000 [thread overview]
Message-ID: <875ytaak5q.wl-maz@kernel.org> (raw)
In-Reply-To: <20211102094651.2071532-7-oupton@google.com>
Hi Oliver,
On Tue, 02 Nov 2021 09:46:51 +0000,
Oliver Upton <oupton@google.com> wrote:
>
> KVM now correctly handles the OS Lock for its guests. When set, KVM
> blocks all debug exceptions originating from the guest. Add test cases
> to the debug-exceptions test to assert that software breakpoint,
> hardware breakpoint, watchpoint, and single-step exceptions are in fact
> blocked.
>
> Signed-off-by: Oliver Upton <oupton@google.com>
> ---
> .../selftests/kvm/aarch64/debug-exceptions.c | 58 ++++++++++++++++++-
> 1 file changed, 56 insertions(+), 2 deletions(-)
>
> diff --git a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> index e5e6c92b60da..6b6ff81cdd23 100644
> --- a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> +++ b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> @@ -23,7 +23,7 @@
> #define SPSR_D (1 << 9)
> #define SPSR_SS (1 << 21)
>
> -extern unsigned char sw_bp, hw_bp, bp_svc, bp_brk, hw_wp, ss_start;
> +extern unsigned char sw_bp, hw_bp, hw_bp2, bp_svc, bp_brk, hw_wp, ss_start;
> static volatile uint64_t sw_bp_addr, hw_bp_addr;
> static volatile uint64_t wp_addr, wp_data_addr;
> static volatile uint64_t svc_addr;
> @@ -47,6 +47,14 @@ static void reset_debug_state(void)
> isb();
> }
>
> +static void enable_os_lock(void)
> +{
> + write_sysreg(oslar_el1, 1);
> + isb();
> +
> + GUEST_ASSERT(read_sysreg(oslsr_el1) & 2);
> +}
> +
> static void install_wp(uint64_t addr)
> {
> uint32_t wcr;
> @@ -99,6 +107,7 @@ static void guest_code(void)
> GUEST_SYNC(0);
>
> /* Software-breakpoint */
> + reset_debug_state();
> asm volatile("sw_bp: brk #0");
> GUEST_ASSERT_EQ(sw_bp_addr, PC(sw_bp));
>
> @@ -152,6 +161,51 @@ static void guest_code(void)
> GUEST_ASSERT_EQ(ss_addr[1], PC(ss_start) + 4);
> GUEST_ASSERT_EQ(ss_addr[2], PC(ss_start) + 8);
>
> + GUEST_SYNC(6);
> +
> + /* OS Lock blocking software-breakpoint */
> + reset_debug_state();
> + enable_os_lock();
> + sw_bp_addr = 0;
> + asm volatile("brk #0");
> + GUEST_ASSERT_EQ(sw_bp_addr, 0);
I haven't had a change to properly review the series, but this one
definitely caught my eye. My expectations are that BRK is *not*
affected by the OS Lock. The ARMv8 ARM goes as far as saying:
<quote>
Breakpoint Instruction exceptions are enabled regardless of the state
of the OS Lock and the OS Double Lock.
</quote>
as well as:
<quote>
There is no enable control for Breakpoint Instruction exceptions. They
are always enabled, and cannot be masked.
</quote>
I wonder how your test succeeds, though.
Thanks,
M.
--
Without deviation from the norm, progress is not possible.
_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <maz@kernel.org>
To: Oliver Upton <oupton@google.com>
Cc: kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org,
James Morse <james.morse@arm.com>,
Alexandru Elisei <alexandru.elisei@arm.com>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
linux-arm-kernel@lists.infradead.org,
Andrew Jones <drjones@redhat.com>,
Peter Shier <pshier@google.com>,
Ricardo Koller <ricarkol@google.com>,
Reiji Watanabe <reijiw@google.com>
Subject: Re: [PATCH v2 6/6] selftests: KVM: Test OS lock behavior
Date: Tue, 02 Nov 2021 11:09:37 +0000 [thread overview]
Message-ID: <875ytaak5q.wl-maz@kernel.org> (raw)
In-Reply-To: <20211102094651.2071532-7-oupton@google.com>
Hi Oliver,
On Tue, 02 Nov 2021 09:46:51 +0000,
Oliver Upton <oupton@google.com> wrote:
>
> KVM now correctly handles the OS Lock for its guests. When set, KVM
> blocks all debug exceptions originating from the guest. Add test cases
> to the debug-exceptions test to assert that software breakpoint,
> hardware breakpoint, watchpoint, and single-step exceptions are in fact
> blocked.
>
> Signed-off-by: Oliver Upton <oupton@google.com>
> ---
> .../selftests/kvm/aarch64/debug-exceptions.c | 58 ++++++++++++++++++-
> 1 file changed, 56 insertions(+), 2 deletions(-)
>
> diff --git a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> index e5e6c92b60da..6b6ff81cdd23 100644
> --- a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> +++ b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> @@ -23,7 +23,7 @@
> #define SPSR_D (1 << 9)
> #define SPSR_SS (1 << 21)
>
> -extern unsigned char sw_bp, hw_bp, bp_svc, bp_brk, hw_wp, ss_start;
> +extern unsigned char sw_bp, hw_bp, hw_bp2, bp_svc, bp_brk, hw_wp, ss_start;
> static volatile uint64_t sw_bp_addr, hw_bp_addr;
> static volatile uint64_t wp_addr, wp_data_addr;
> static volatile uint64_t svc_addr;
> @@ -47,6 +47,14 @@ static void reset_debug_state(void)
> isb();
> }
>
> +static void enable_os_lock(void)
> +{
> + write_sysreg(oslar_el1, 1);
> + isb();
> +
> + GUEST_ASSERT(read_sysreg(oslsr_el1) & 2);
> +}
> +
> static void install_wp(uint64_t addr)
> {
> uint32_t wcr;
> @@ -99,6 +107,7 @@ static void guest_code(void)
> GUEST_SYNC(0);
>
> /* Software-breakpoint */
> + reset_debug_state();
> asm volatile("sw_bp: brk #0");
> GUEST_ASSERT_EQ(sw_bp_addr, PC(sw_bp));
>
> @@ -152,6 +161,51 @@ static void guest_code(void)
> GUEST_ASSERT_EQ(ss_addr[1], PC(ss_start) + 4);
> GUEST_ASSERT_EQ(ss_addr[2], PC(ss_start) + 8);
>
> + GUEST_SYNC(6);
> +
> + /* OS Lock blocking software-breakpoint */
> + reset_debug_state();
> + enable_os_lock();
> + sw_bp_addr = 0;
> + asm volatile("brk #0");
> + GUEST_ASSERT_EQ(sw_bp_addr, 0);
I haven't had a change to properly review the series, but this one
definitely caught my eye. My expectations are that BRK is *not*
affected by the OS Lock. The ARMv8 ARM goes as far as saying:
<quote>
Breakpoint Instruction exceptions are enabled regardless of the state
of the OS Lock and the OS Double Lock.
</quote>
as well as:
<quote>
There is no enable control for Breakpoint Instruction exceptions. They
are always enabled, and cannot be masked.
</quote>
I wonder how your test succeeds, though.
Thanks,
M.
--
Without deviation from the norm, progress is not possible.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <maz@kernel.org>
To: Oliver Upton <oupton@google.com>
Cc: kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org,
James Morse <james.morse@arm.com>,
Alexandru Elisei <alexandru.elisei@arm.com>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
linux-arm-kernel@lists.infradead.org,
Andrew Jones <drjones@redhat.com>,
Peter Shier <pshier@google.com>,
Ricardo Koller <ricarkol@google.com>,
Reiji Watanabe <reijiw@google.com>
Subject: Re: [PATCH v2 6/6] selftests: KVM: Test OS lock behavior
Date: Tue, 02 Nov 2021 11:09:37 +0000 [thread overview]
Message-ID: <875ytaak5q.wl-maz@kernel.org> (raw)
In-Reply-To: <20211102094651.2071532-7-oupton@google.com>
Hi Oliver,
On Tue, 02 Nov 2021 09:46:51 +0000,
Oliver Upton <oupton@google.com> wrote:
>
> KVM now correctly handles the OS Lock for its guests. When set, KVM
> blocks all debug exceptions originating from the guest. Add test cases
> to the debug-exceptions test to assert that software breakpoint,
> hardware breakpoint, watchpoint, and single-step exceptions are in fact
> blocked.
>
> Signed-off-by: Oliver Upton <oupton@google.com>
> ---
> .../selftests/kvm/aarch64/debug-exceptions.c | 58 ++++++++++++++++++-
> 1 file changed, 56 insertions(+), 2 deletions(-)
>
> diff --git a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> index e5e6c92b60da..6b6ff81cdd23 100644
> --- a/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> +++ b/tools/testing/selftests/kvm/aarch64/debug-exceptions.c
> @@ -23,7 +23,7 @@
> #define SPSR_D (1 << 9)
> #define SPSR_SS (1 << 21)
>
> -extern unsigned char sw_bp, hw_bp, bp_svc, bp_brk, hw_wp, ss_start;
> +extern unsigned char sw_bp, hw_bp, hw_bp2, bp_svc, bp_brk, hw_wp, ss_start;
> static volatile uint64_t sw_bp_addr, hw_bp_addr;
> static volatile uint64_t wp_addr, wp_data_addr;
> static volatile uint64_t svc_addr;
> @@ -47,6 +47,14 @@ static void reset_debug_state(void)
> isb();
> }
>
> +static void enable_os_lock(void)
> +{
> + write_sysreg(oslar_el1, 1);
> + isb();
> +
> + GUEST_ASSERT(read_sysreg(oslsr_el1) & 2);
> +}
> +
> static void install_wp(uint64_t addr)
> {
> uint32_t wcr;
> @@ -99,6 +107,7 @@ static void guest_code(void)
> GUEST_SYNC(0);
>
> /* Software-breakpoint */
> + reset_debug_state();
> asm volatile("sw_bp: brk #0");
> GUEST_ASSERT_EQ(sw_bp_addr, PC(sw_bp));
>
> @@ -152,6 +161,51 @@ static void guest_code(void)
> GUEST_ASSERT_EQ(ss_addr[1], PC(ss_start) + 4);
> GUEST_ASSERT_EQ(ss_addr[2], PC(ss_start) + 8);
>
> + GUEST_SYNC(6);
> +
> + /* OS Lock blocking software-breakpoint */
> + reset_debug_state();
> + enable_os_lock();
> + sw_bp_addr = 0;
> + asm volatile("brk #0");
> + GUEST_ASSERT_EQ(sw_bp_addr, 0);
I haven't had a change to properly review the series, but this one
definitely caught my eye. My expectations are that BRK is *not*
affected by the OS Lock. The ARMv8 ARM goes as far as saying:
<quote>
Breakpoint Instruction exceptions are enabled regardless of the state
of the OS Lock and the OS Double Lock.
</quote>
as well as:
<quote>
There is no enable control for Breakpoint Instruction exceptions. They
are always enabled, and cannot be masked.
</quote>
I wonder how your test succeeds, though.
Thanks,
M.
--
Without deviation from the norm, progress is not possible.
next prev parent reply other threads:[~2021-11-02 11:09 UTC|newest]
Thread overview: 66+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-02 9:46 [PATCH v2 0/6] KVM: arm64: Emulate the OS lock Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` [PATCH v2 1/6] KVM: arm64: Correctly treat writes to OSLSR_EL1 as undefined Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-04 2:40 ` Reiji Watanabe
2021-11-04 2:40 ` Reiji Watanabe
2021-11-04 2:40 ` Reiji Watanabe
2021-11-02 9:46 ` [PATCH v2 2/6] KVM: arm64: Stash OSLSR_EL1 in the cpu context Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:51 ` Oliver Upton
2021-11-02 9:51 ` Oliver Upton
2021-11-02 9:51 ` Oliver Upton
2021-11-04 3:37 ` Reiji Watanabe
2021-11-04 3:37 ` Reiji Watanabe
2021-11-04 3:37 ` Reiji Watanabe
2021-11-02 9:46 ` [PATCH v2 3/6] KVM: arm64: Allow guest to set the OSLK bit Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-04 3:31 ` Reiji Watanabe
2021-11-04 3:31 ` Reiji Watanabe
2021-11-04 3:31 ` Reiji Watanabe
2021-11-04 3:47 ` Ricardo Koller
2021-11-04 3:47 ` Ricardo Koller
2021-11-04 3:47 ` Ricardo Koller
2021-11-04 4:40 ` Oliver Upton
2021-11-04 4:40 ` Oliver Upton
2021-11-04 4:40 ` Oliver Upton
2021-11-02 9:46 ` [PATCH v2 4/6] KVM: arm64: Emulate the OS Lock Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 23:45 ` Ricardo Koller
2021-11-02 23:45 ` Ricardo Koller
2021-11-02 23:45 ` Ricardo Koller
2021-11-03 0:35 ` Oliver Upton
2021-11-03 0:35 ` Oliver Upton
2021-11-03 0:35 ` Oliver Upton
2021-11-05 3:56 ` Reiji Watanabe
2021-11-05 3:56 ` Reiji Watanabe
2021-11-05 3:56 ` Reiji Watanabe
2021-11-05 5:36 ` Oliver Upton
2021-11-05 5:36 ` Oliver Upton
2021-11-05 5:36 ` Oliver Upton
2021-11-02 9:46 ` [PATCH v2 5/6] selftests: KVM: Add OSLSR_EL1 to the list of blessed regs Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` [PATCH v2 6/6] selftests: KVM: Test OS lock behavior Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 9:46 ` Oliver Upton
2021-11-02 11:09 ` Marc Zyngier [this message]
2021-11-02 11:09 ` Marc Zyngier
2021-11-02 11:09 ` Marc Zyngier
2021-11-02 14:53 ` Oliver Upton
2021-11-02 14:53 ` Oliver Upton
2021-11-02 14:53 ` Oliver Upton
2021-11-02 20:01 ` Oliver Upton
2021-11-02 20:01 ` Oliver Upton
2021-11-02 20:01 ` Oliver Upton
2021-11-02 23:27 ` Ricardo Koller
2021-11-02 23:27 ` Ricardo Koller
2021-11-02 23:27 ` Ricardo Koller
2021-11-02 23:36 ` Oliver Upton
2021-11-02 23:36 ` Oliver Upton
2021-11-02 23:36 ` Oliver Upton
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=875ytaak5q.wl-maz@kernel.org \
--to=maz@kernel.org \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.cs.columbia.edu \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=oupton@google.com \
--cc=pshier@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.