From: Mika Kuoppala <mika.kuoppala@linux.intel.com>
To: akeem.g.abodunrin@intel.com, intel-gfx@lists.freedesktop.org,
dri-devel@lists.freedesktop.org, omer.aran@intel.com,
pragyansri.pathi@intel.com, d.scott.phillips@intel.com,
david.c.stewart@intel.com, tony.luck@intel.com,
jon.bloomfield@intel.com, sudeep.dutt@intel.com,
daniel.vetter@intel.com, joonas.lahtinen@intel.com,
jani.nikula@intel.com, chris.p.wilson@intel.com
Cc: Balestrieri Francesco <francesco.balestrieri@intel.com>,
Kumar Valsan Prathap <prathap.kumar.valsan@intel.com>
Subject: Re: [PATCH 1/2] drm/i915: Add mechanism to submit a context WA on ring submission
Date: Thu, 16 Jan 2020 18:47:58 +0200 [thread overview]
Message-ID: <877e1rqrep.fsf@gaia.fi.intel.com> (raw)
In-Reply-To: <20200116161601.26110-1-mika.kuoppala@linux.intel.com>
Mika Kuoppala <mika.kuoppala@linux.intel.com> writes:
>Subject: Re: [PATCH 1/2] drm/i915: Add mechanism to submit a context WA
>on ring submission
I forgot to add RFC into patch subject. This should carry
the RFC status as it is v2 on a RFC patch.
This patch squashes Chris Wilson's ctx switch optimization
and the development is still continuing.
-Mika
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
WARNING: multiple messages have this Message-ID (diff)
From: Mika Kuoppala <mika.kuoppala@linux.intel.com>
To: akeem.g.abodunrin@intel.com, intel-gfx@lists.freedesktop.org,
dri-devel@lists.freedesktop.org, omer.aran@intel.com,
pragyansri.pathi@intel.com, d.scott.phillips@intel.com,
david.c.stewart@intel.com, tony.luck@intel.com,
jon.bloomfield@intel.com, sudeep.dutt@intel.com,
daniel.vetter@intel.com, joonas.lahtinen@intel.com,
jani.nikula@intel.com, chris.p.wilson@intel.com
Subject: Re: [Intel-gfx] [PATCH 1/2] drm/i915: Add mechanism to submit a context WA on ring submission
Date: Thu, 16 Jan 2020 18:47:58 +0200 [thread overview]
Message-ID: <877e1rqrep.fsf@gaia.fi.intel.com> (raw)
In-Reply-To: <20200116161601.26110-1-mika.kuoppala@linux.intel.com>
Mika Kuoppala <mika.kuoppala@linux.intel.com> writes:
>Subject: Re: [PATCH 1/2] drm/i915: Add mechanism to submit a context WA
>on ring submission
I forgot to add RFC into patch subject. This should carry
the RFC status as it is v2 on a RFC patch.
This patch squashes Chris Wilson's ctx switch optimization
and the development is still continuing.
-Mika
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2020-01-17 8:13 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-14 17:45 [RFC PATCH v2 0/2] Security mitigation for Intel Gen7 HWs Akeem G Abodunrin
2020-01-14 17:45 ` [Intel-gfx] " Akeem G Abodunrin
2020-01-14 17:45 ` [RFC PATCH v2 1/2] drm/i915: Add mechanism to submit a context WA on ring submission Akeem G Abodunrin
2020-01-14 17:45 ` [Intel-gfx] " Akeem G Abodunrin
2020-01-16 16:16 ` [PATCH " Mika Kuoppala
2020-01-16 16:16 ` [Intel-gfx] " Mika Kuoppala
2020-01-16 16:47 ` Mika Kuoppala [this message]
2020-01-16 16:47 ` Mika Kuoppala
2020-01-14 17:45 ` [RFC PATCH v2 2/2] drm/i915/gen7: Clear all EU/L3 residual contexts Akeem G Abodunrin
2020-01-14 17:45 ` [Intel-gfx] " Akeem G Abodunrin
2020-01-16 16:55 ` Ville Syrjälä
2020-01-16 16:55 ` Ville Syrjälä
2020-01-16 18:58 ` Chris Wilson
2020-01-16 18:58 ` [Intel-gfx] " Chris Wilson
2020-01-15 1:11 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Security mitigation for Intel Gen7 HWs Patchwork
2020-01-15 1:47 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-01-15 1:47 ` [Intel-gfx] ✗ Fi.CI.BUILD: warning " Patchwork
2020-01-16 16:57 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Security mitigation for Intel Gen7 HWs (rev2) Patchwork
2020-01-16 17:26 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-01-16 17:26 ` [Intel-gfx] ✗ Fi.CI.BUILD: warning " Patchwork
2020-01-17 6:02 ` [Intel-gfx] ✗ Fi.CI.IGT: failure for Security mitigation for Intel Gen7 HWs Patchwork
-- strict thread matches above, loose matches on Subject: below --
2020-02-20 22:57 [PATCH 0/2] Security mitigation for Intel Gen7/7.5 HWs Akeem G Abodunrin
2020-02-20 22:57 ` [PATCH 1/2] drm/i915: Add mechanism to submit a context WA on ring submission Akeem G Abodunrin
2020-01-30 16:57 [PATCH 0/2] Security mitigation for Intel Gen7/7.5 HWs Akeem G Abodunrin
2020-01-30 16:57 ` [PATCH 1/2] drm/i915: Add mechanism to submit a context WA on ring submission Akeem G Abodunrin
2020-01-14 14:51 [RFC PATCH " Akeem G Abodunrin
2020-01-16 16:12 ` [PATCH " Mika Kuoppala
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=877e1rqrep.fsf@gaia.fi.intel.com \
--to=mika.kuoppala@linux.intel.com \
--cc=akeem.g.abodunrin@intel.com \
--cc=chris.p.wilson@intel.com \
--cc=d.scott.phillips@intel.com \
--cc=daniel.vetter@intel.com \
--cc=david.c.stewart@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=francesco.balestrieri@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
--cc=jon.bloomfield@intel.com \
--cc=joonas.lahtinen@intel.com \
--cc=omer.aran@intel.com \
--cc=pragyansri.pathi@intel.com \
--cc=prathap.kumar.valsan@intel.com \
--cc=sudeep.dutt@intel.com \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.