From: "Alex Bennée" <alex.bennee@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, peter.maydell@linaro.org
Subject: Re: [PATCH] tests/tcg: add barrier test for ARM
Date: Thu, 20 Dec 2018 11:17:13 +0000 [thread overview]
Message-ID: <87efaca1mu.fsf@linaro.org> (raw)
In-Reply-To: <20181219183902.27273-1-alex.bennee@linaro.org>
Alex Bennée <alex.bennee@linaro.org> writes:
> This is a port of my kvm-unit-tests barrier test. A couple of things
> are done in a more user-space friendly way but the tests are the same.
>
> Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
<snip>
> +
> +# Barrier tests need atomic definitions, steal QEMUs
> +barrier: CFLAGS+=-I$(SRC_PATH)/include/qemu
Hmm that should be:
modified tests/tcg/arm/Makefile.target
@@ -10,7 +10,7 @@ VPATH += $(ARM_SRC)
ARM_TESTS=hello-arm test-arm-iwmmxt
-TESTS += $(ARM_TESTS) fcvt
+TESTS += $(ARM_TESTS) fcvt barrier
hello-arm: CFLAGS+=-marm -ffreestanding
hello-arm: LDFLAGS+=-nostdlib
@@ -30,3 +30,7 @@ endif
# On ARM Linux only supports 4k pages
EXTRA_RUNS+=run-test-mmap-4096
+
+# Barrier tests need aqrel
+barrier: CFLAGS+=-march=armv8-a
+barrier: LDFLAGS+=-lpthread
--
Alex Bennée
WARNING: multiple messages have this Message-ID (diff)
From: "Alex Bennée" <alex.bennee@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, peter.maydell@linaro.org
Subject: Re: [Qemu-devel] [PATCH] tests/tcg: add barrier test for ARM
Date: Thu, 20 Dec 2018 11:17:13 +0000 [thread overview]
Message-ID: <87efaca1mu.fsf@linaro.org> (raw)
In-Reply-To: <20181219183902.27273-1-alex.bennee@linaro.org>
Alex Bennée <alex.bennee@linaro.org> writes:
> This is a port of my kvm-unit-tests barrier test. A couple of things
> are done in a more user-space friendly way but the tests are the same.
>
> Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
<snip>
> +
> +# Barrier tests need atomic definitions, steal QEMUs
> +barrier: CFLAGS+=-I$(SRC_PATH)/include/qemu
Hmm that should be:
modified tests/tcg/arm/Makefile.target
@@ -10,7 +10,7 @@ VPATH += $(ARM_SRC)
ARM_TESTS=hello-arm test-arm-iwmmxt
-TESTS += $(ARM_TESTS) fcvt
+TESTS += $(ARM_TESTS) fcvt barrier
hello-arm: CFLAGS+=-marm -ffreestanding
hello-arm: LDFLAGS+=-nostdlib
@@ -30,3 +30,7 @@ endif
# On ARM Linux only supports 4k pages
EXTRA_RUNS+=run-test-mmap-4096
+
+# Barrier tests need aqrel
+barrier: CFLAGS+=-march=armv8-a
+barrier: LDFLAGS+=-lpthread
--
Alex Bennée
next prev parent reply other threads:[~2018-12-20 11:17 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-12-10 15:28 [PATCH] target/arm: Emit barriers for A32/T32 load-acquire/store-release insns Peter Maydell
2018-12-10 15:28 ` [Qemu-devel] " Peter Maydell
2018-12-19 18:39 ` [PATCH] tests/tcg: add barrier test for ARM Alex Bennée
2018-12-19 18:39 ` [Qemu-devel] " Alex Bennée
2018-12-20 11:17 ` Alex Bennée [this message]
2018-12-20 11:17 ` Alex Bennée
2018-12-25 13:49 ` no-reply
2018-12-19 18:45 ` [PATCH] target/arm: Emit barriers for A32/T32 load-acquire/store-release insns Alex Bennée
2018-12-19 18:45 ` [Qemu-devel] " Alex Bennée
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87efaca1mu.fsf@linaro.org \
--to=alex.bennee@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.