From: Thomas Gleixner <tglx@linutronix.de>
To: "Anup Patel" <apatel@ventanamicro.com>,
"Michael Turquette" <mturquette@baylibre.com>,
"Stephen Boyd" <sboyd@kernel.org>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Jassi Brar" <jassisinghbrar@gmail.com>,
"Rafael J . Wysocki" <rafael@kernel.org>,
"Mika Westerberg" <mika.westerberg@linux.intel.com>,
"Andy Shevchenko" <andriy.shevchenko@linux.intel.com>,
"Linus Walleij" <linus.walleij@linaro.org>,
"Bartosz Golaszewski" <brgl@bgdev.pl>,
"Uwe Kleine-König" <ukleinek@kernel.org>
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
Len Brown <lenb@kernel.org>, Sunil V L <sunilvl@ventanamicro.com>,
Rahul Pathak <rpathak@ventanamicro.com>,
Leyfoon Tan <leyfoon.tan@starfivetech.com>,
Atish Patra <atish.patra@linux.dev>,
Andrew Jones <ajones@ventanamicro.com>,
Samuel Holland <samuel.holland@sifive.com>,
Anup Patel <anup@brainfault.org>,
linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
Anup Patel <apatel@ventanamicro.com>
Subject: Re: [PATCH v5 21/23] irqchip/riscv-rpmi-sysmsi: Add ACPI support
Date: Fri, 13 Jun 2025 17:36:21 +0200 [thread overview]
Message-ID: <87frg3irgq.ffs@tglx> (raw)
In-Reply-To: <20250611062238.636753-22-apatel@ventanamicro.com>
On Wed, Jun 11 2025 at 11:52, Anup Patel wrote:
> @@ -211,6 +213,9 @@ static int rpmi_sysmsi_probe(struct platform_device *pdev)
> {
> struct device *dev = &pdev->dev;
> struct rpmi_sysmsi_priv *priv;
> + struct irq_domain *msi_domain;
> + struct fwnode_handle *fwnode;
> + u32 id;
> int rc;
>
> priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
> @@ -241,6 +246,22 @@ static int rpmi_sysmsi_probe(struct platform_device *pdev)
> }
> priv->nr_irqs = rc;
>
> + fwnode = dev_fwnode(dev);
> + if (is_acpi_node(fwnode)) {
> + u32 nr_irqs;
> +
> + rc = riscv_acpi_get_gsi_info(fwnode, &priv->gsi_base, &id,
> + &nr_irqs, NULL);
> + if (rc) {
> + dev_err(dev, "failed to find GSI mapping\n");
> + return rc;
> + }
> +
> + /* Update with actual GSI range */
> + if (nr_irqs != priv->nr_irqs)
> + riscv_acpi_update_gsi_range(priv->gsi_base, priv->nr_irqs);
> + }
> +
> /* Set the device MSI domain if not available */
> if (!dev_get_msi_domain(dev)) {
> /*
> @@ -250,8 +271,13 @@ static int rpmi_sysmsi_probe(struct platform_device *pdev)
> * then we need to set it explicitly before using any platform
> * MSI functions.
> */
> - if (dev_of_node(dev))
> + if (is_of_node(fwnode)) {
> of_msi_configure(dev, dev_of_node(dev));
> + } else if (is_acpi_device_node(fwnode)) {
> + msi_domain = irq_find_matching_fwnode(imsic_acpi_get_fwnode(dev),
> + DOMAIN_BUS_PLATFORM_MSI);
msi_domain is only used here and so it should be declared in this scope
and not at the top of the function.
> + dev_set_msi_domain(dev, msi_domain);
> + }
Other than that:
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
WARNING: multiple messages have this Message-ID (diff)
From: Thomas Gleixner <tglx@linutronix.de>
To: "Anup Patel" <apatel@ventanamicro.com>,
"Michael Turquette" <mturquette@baylibre.com>,
"Stephen Boyd" <sboyd@kernel.org>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Jassi Brar" <jassisinghbrar@gmail.com>,
"Rafael J . Wysocki" <rafael@kernel.org>,
"Mika Westerberg" <mika.westerberg@linux.intel.com>,
"Andy Shevchenko" <andriy.shevchenko@linux.intel.com>,
"Linus Walleij" <linus.walleij@linaro.org>,
"Bartosz Golaszewski" <brgl@bgdev.pl>,
"Uwe Kleine-König" <ukleinek@kernel.org>
Cc: Anup Patel <apatel@ventanamicro.com>,
devicetree@vger.kernel.org,
Andrew Jones <ajones@ventanamicro.com>,
Atish Patra <atish.patra@linux.dev>,
Leyfoon Tan <leyfoon.tan@starfivetech.com>,
Anup Patel <anup@brainfault.org>,
linux-kernel@vger.kernel.org,
Samuel Holland <samuel.holland@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
linux-riscv@lists.infradead.org, Len Brown <lenb@kernel.org>,
linux-clk@vger.kernel.org,
Rahul Pathak <rpathak@ventanamicro.com>
Subject: Re: [PATCH v5 21/23] irqchip/riscv-rpmi-sysmsi: Add ACPI support
Date: Fri, 13 Jun 2025 17:36:21 +0200 [thread overview]
Message-ID: <87frg3irgq.ffs@tglx> (raw)
In-Reply-To: <20250611062238.636753-22-apatel@ventanamicro.com>
On Wed, Jun 11 2025 at 11:52, Anup Patel wrote:
> @@ -211,6 +213,9 @@ static int rpmi_sysmsi_probe(struct platform_device *pdev)
> {
> struct device *dev = &pdev->dev;
> struct rpmi_sysmsi_priv *priv;
> + struct irq_domain *msi_domain;
> + struct fwnode_handle *fwnode;
> + u32 id;
> int rc;
>
> priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
> @@ -241,6 +246,22 @@ static int rpmi_sysmsi_probe(struct platform_device *pdev)
> }
> priv->nr_irqs = rc;
>
> + fwnode = dev_fwnode(dev);
> + if (is_acpi_node(fwnode)) {
> + u32 nr_irqs;
> +
> + rc = riscv_acpi_get_gsi_info(fwnode, &priv->gsi_base, &id,
> + &nr_irqs, NULL);
> + if (rc) {
> + dev_err(dev, "failed to find GSI mapping\n");
> + return rc;
> + }
> +
> + /* Update with actual GSI range */
> + if (nr_irqs != priv->nr_irqs)
> + riscv_acpi_update_gsi_range(priv->gsi_base, priv->nr_irqs);
> + }
> +
> /* Set the device MSI domain if not available */
> if (!dev_get_msi_domain(dev)) {
> /*
> @@ -250,8 +271,13 @@ static int rpmi_sysmsi_probe(struct platform_device *pdev)
> * then we need to set it explicitly before using any platform
> * MSI functions.
> */
> - if (dev_of_node(dev))
> + if (is_of_node(fwnode)) {
> of_msi_configure(dev, dev_of_node(dev));
> + } else if (is_acpi_device_node(fwnode)) {
> + msi_domain = irq_find_matching_fwnode(imsic_acpi_get_fwnode(dev),
> + DOMAIN_BUS_PLATFORM_MSI);
msi_domain is only used here and so it should be declared in this scope
and not at the top of the function.
> + dev_set_msi_domain(dev, msi_domain);
> + }
Other than that:
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2025-06-13 15:36 UTC|newest]
Thread overview: 72+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-11 6:22 [PATCH v5 00/23] Linux SBI MPXY and RPMI drivers Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 01/23] dt-bindings: mailbox: Add bindings for RPMI shared memory transport Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 02/23] dt-bindings: mailbox: Add bindings for RISC-V SBI MPXY extension Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 03/23] RISC-V: Add defines for the SBI message proxy extension Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 04/23] mailbox: Add common header for RPMI messages sent via mailbox Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 05/23] mailbox: Allow controller specific mapping using fwnode Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 15:35 ` Andy Shevchenko
2025-06-11 15:35 ` Andy Shevchenko
2025-06-18 4:08 ` Anup Patel
2025-06-18 4:08 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 06/23] mailbox: Add RISC-V SBI message proxy (MPXY) based mailbox driver Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 07/23] dt-bindings: clock: Add RPMI clock service message proxy bindings Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 08/23] dt-bindings: clock: Add RPMI clock service controller bindings Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 16:16 ` Conor Dooley
2025-06-11 16:16 ` Conor Dooley
2025-06-12 4:00 ` Anup Patel
2025-06-12 4:00 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 09/23] clk: Add clock driver for the RISC-V RPMI clock service group Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 10/23] dt-bindings: Add RPMI system MSI message proxy bindings Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 11/23] dt-bindings: Add RPMI system MSI interrupt controller bindings Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 12/23] irqchip: Add driver for the RPMI system MSI service group Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-13 15:33 ` Thomas Gleixner
2025-06-13 15:33 ` Thomas Gleixner
2025-06-18 5:24 ` Anup Patel
2025-06-18 5:24 ` Anup Patel
2025-06-13 23:07 ` Atish Patra
2025-06-13 23:07 ` Atish Patra
2025-06-18 4:50 ` Anup Patel
2025-06-18 4:50 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 13/23] ACPI: property: Refactor acpi_fwnode_get_reference_args() Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 14/23] ACPI: property: Add support for cells property Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 15/23] ACPI: scan: Update honor list for RPMI System MSI Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-13 23:08 ` Atish Patra
2025-06-13 23:08 ` Atish Patra
2025-06-11 6:22 ` [PATCH v5 16/23] ACPI: RISC-V: Create interrupt controller list in sorted order Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 17/23] ACPI: RISC-V: Add support to update gsi range Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 18/23] ACPI: RISC-V: Add RPMI System MSI to GSI mapping Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 19/23] irqchip/irq-riscv-imsic-early: Export imsic_acpi_get_fwnode() Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-13 15:34 ` Thomas Gleixner
2025-06-13 15:34 ` Thomas Gleixner
2025-06-11 6:22 ` [PATCH v5 20/23] mailbox/riscv-sbi-mpxy: Add ACPI support Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 21/23] irqchip/riscv-rpmi-sysmsi: " Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-13 15:36 ` Thomas Gleixner [this message]
2025-06-13 15:36 ` Thomas Gleixner
2025-06-18 5:08 ` Sunil V L
2025-06-18 5:08 ` Sunil V L
2025-06-11 6:22 ` [PATCH v5 22/23] RISC-V: Enable GPIO keyboard and event device in RV64 defconfig Anup Patel
2025-06-11 6:22 ` Anup Patel
2025-06-11 6:22 ` [PATCH v5 23/23] MAINTAINERS: Add entry for RISC-V RPMI and MPXY drivers Anup Patel
2025-06-11 6:22 ` Anup Patel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87frg3irgq.ffs@tglx \
--to=tglx@linutronix.de \
--cc=ajones@ventanamicro.com \
--cc=andriy.shevchenko@linux.intel.com \
--cc=anup@brainfault.org \
--cc=apatel@ventanamicro.com \
--cc=atish.patra@linux.dev \
--cc=brgl@bgdev.pl \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jassisinghbrar@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=lenb@kernel.org \
--cc=leyfoon.tan@starfivetech.com \
--cc=linus.walleij@linaro.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=mika.westerberg@linux.intel.com \
--cc=mturquette@baylibre.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=rafael@kernel.org \
--cc=robh@kernel.org \
--cc=rpathak@ventanamicro.com \
--cc=samuel.holland@sifive.com \
--cc=sboyd@kernel.org \
--cc=sunilvl@ventanamicro.com \
--cc=ukleinek@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.