All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Alex Bennée" <alex.bennee@linaro.org>
To: Dave Martin <Dave.Martin@arm.com>
Cc: "peter.maydell\@linaro.org" <peter.maydell@linaro.org>,
	"qemu-devel\@nongnu.org" <qemu-devel@nongnu.org>,
	"qemu-arm\@nongnu.org" <qemu-arm@nongnu.org>
Subject: Re: [RISU PATCH 00/10] Initial support for SVE
Date: Wed, 08 Nov 2017 11:02:15 +0000	[thread overview]
Message-ID: <87mv3xqbig.fsf@linaro.org> (raw)
In-Reply-To: <20171108103630.GB8971@e103592.cambridge.arm.com>


Dave Martin <Dave.Martin@arm.com> writes:

> On Tue, Nov 07, 2017 at 03:05:48PM +0000, Alex Bennée wrote:
>> Hi,
>>
>> These patches apply on-top of the last clean-up series:
>>
>>   Subject: [RISU PATCH 0/7] Add @Group support and some aarch64.risu cleanups
>>   Date: Tue, 31 Oct 2017 14:54:37 +0000
>>   Message-Id: <20171031145444.13766-1-alex.bennee@linaro.org>
>>
>> This series adds support for SVE to RISU. Most of the initial patches
>> are plumbing changes to better support arch specific option flags
>> (cleaning up a TODO in the process). I also needed to ensure configure
>> actually honoured CPPFLAGS so it could be passed yet to be released
>> headers.
>
> Should there be a getauxval(AT_HWCAP) & HWCAP_SVE check in this series
> somewhere?
>
> I don't know enough about how RISU is structured to know whether/where
> this is needed.

That would be a saner runtime check to do but it's a balance as RISU is
a fairly specialist tool which kind of assumes people know what they are
doing.

The current check is on SVE_MAGIC in the header files which does mean a
binary compiled on an SVE headered system is now carrying about a much
larger register dump even when run without the --test-sve flag.

Whether it makes sense to be more flexible is a call I'll leave up to
Peter.

>
> [...]
>
> Cheers
> ---Dave


--
Alex Bennée

WARNING: multiple messages have this Message-ID (diff)
From: "Alex Bennée" <alex.bennee@linaro.org>
To: Dave Martin <Dave.Martin@arm.com>
Cc: "peter.maydell@linaro.org" <peter.maydell@linaro.org>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
	"qemu-arm@nongnu.org" <qemu-arm@nongnu.org>
Subject: Re: [Qemu-devel] [RISU PATCH 00/10] Initial support for SVE
Date: Wed, 08 Nov 2017 11:02:15 +0000	[thread overview]
Message-ID: <87mv3xqbig.fsf@linaro.org> (raw)
In-Reply-To: <20171108103630.GB8971@e103592.cambridge.arm.com>


Dave Martin <Dave.Martin@arm.com> writes:

> On Tue, Nov 07, 2017 at 03:05:48PM +0000, Alex Bennée wrote:
>> Hi,
>>
>> These patches apply on-top of the last clean-up series:
>>
>>   Subject: [RISU PATCH 0/7] Add @Group support and some aarch64.risu cleanups
>>   Date: Tue, 31 Oct 2017 14:54:37 +0000
>>   Message-Id: <20171031145444.13766-1-alex.bennee@linaro.org>
>>
>> This series adds support for SVE to RISU. Most of the initial patches
>> are plumbing changes to better support arch specific option flags
>> (cleaning up a TODO in the process). I also needed to ensure configure
>> actually honoured CPPFLAGS so it could be passed yet to be released
>> headers.
>
> Should there be a getauxval(AT_HWCAP) & HWCAP_SVE check in this series
> somewhere?
>
> I don't know enough about how RISU is structured to know whether/where
> this is needed.

That would be a saner runtime check to do but it's a balance as RISU is
a fairly specialist tool which kind of assumes people know what they are
doing.

The current check is on SVE_MAGIC in the header files which does mean a
binary compiled on an SVE headered system is now carrying about a much
larger register dump even when run without the --test-sve flag.

Whether it makes sense to be more flexible is a call I'll leave up to
Peter.

>
> [...]
>
> Cheers
> ---Dave


--
Alex Bennée

  reply	other threads:[~2017-11-08 11:02 UTC|newest]

Thread overview: 46+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-11-07 15:05 [RISU PATCH 00/10] Initial support for SVE Alex Bennée
2017-11-07 15:05 ` [Qemu-devel] " Alex Bennée
2017-11-07 15:05 ` [RISU PATCH 01/10] build-all-arches: drop -t (for tty) from docker invocation Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-07 15:05 ` [RISU PATCH 02/10] risu.c: split out setting up options Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-07 15:05 ` [RISU PATCH 03/10] risu.c: add missing --trace longopt Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-07 15:05 ` [RISU PATCH 04/10] risu: move optional args to each architecture Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-09  8:13   ` Richard Henderson
2017-11-07 15:05 ` [RISU PATCH 05/10] configure: allow repeated invocation of configure in build dir Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-07 15:05 ` [RISU PATCH 06/10] configure: support CPPFLAGS Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-08 10:34   ` Dave Martin
2017-11-08 10:34     ` [Qemu-devel] " Dave Martin
2017-11-08 11:02     ` Alex Bennée
2017-11-08 11:02       ` [Qemu-devel] " Alex Bennée
2017-11-07 15:05 ` [RISU PATCH 07/10] risugen: add --sve support Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-09  8:18   ` Richard Henderson
2017-11-09 12:21   ` Dave Martin
2017-11-09 12:21     ` [Qemu-devel] " Dave Martin
2017-11-09 14:50     ` Alex Bennée
2017-11-09 14:50       ` [Qemu-devel] " Alex Bennée
2017-11-07 15:05 ` [RISU PATCH 08/10] aarch64.risu: initial SVE instruction Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-07 15:05 ` [RISU PATCH 09/10] risu_reginfo_aarch64: add reginfo_copy_sve Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-08 10:46   ` Dave Martin
2017-11-08 10:46     ` [Qemu-devel] " Dave Martin
2017-11-07 15:05 ` [RISU PATCH 10/10] risu_reginfo_aarch64: add SVE support to reginfo_dump_mismatch Alex Bennée
2017-11-07 15:05   ` [Qemu-devel] " Alex Bennée
2017-11-08 10:58   ` Dave Martin
2017-11-08 10:58     ` [Qemu-devel] " Dave Martin
2017-11-08 11:41     ` Alex Bennée
2017-11-08 11:41       ` [Qemu-devel] " Alex Bennée
2017-11-08 10:36 ` [RISU PATCH 00/10] Initial support for SVE Dave Martin
2017-11-08 10:36   ` [Qemu-devel] " Dave Martin
2017-11-08 11:02   ` Alex Bennée [this message]
2017-11-08 11:02     ` Alex Bennée
2017-11-08 11:12     ` Dave Martin
2017-11-08 11:12       ` [Qemu-devel] " Dave Martin
2017-11-21 16:51 ` Peter Maydell
2017-11-21 16:51   ` [Qemu-devel] " Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87mv3xqbig.fsf@linaro.org \
    --to=alex.bennee@linaro.org \
    --cc=Dave.Martin@arm.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.