All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Alex Bennée" <alex.bennee@linaro.org>
To: Leif Lindholm <leif@nuviainc.com>
Cc: qemu-devel@nongnu.org, Graeme Gregory <graeme@nuviainc.com>,
	Hongbo Zhang <hongbo.zhang@linaro.org>,
	Shashi Mallela <shashi.mallela@linaro.org>,
	Peter Maydell <peter.maydell@linaro.org>,
	"open list:ARM TCG CPUs" <qemu-arm@nongnu.org>
Subject: Re: [RFC PATCH] docs: add some notes on the sbsa-ref machine
Date: Wed, 04 Nov 2020 16:54:53 +0000	[thread overview]
Message-ID: <87sg9pawpu.fsf@linaro.org> (raw)
In-Reply-To: <20201103112339.GP1664@vanye>


Leif Lindholm <leif@nuviainc.com> writes:

> On Tue, Nov 03, 2020 at 10:47:10 +0000, Alex Bennée wrote:
>> We should at least document what this machine is about.
>
> Thanks!
> (comments below)
>
>> Cc: Graeme Gregory <graeme@nuviainc.com>
>> Cc: Leif Lindholm <leif@nuviainc.com>
>> Cc: Hongbo Zhang <hongbo.zhang@linaro.org>
>> Cc: Shashi Mallela <shashi.mallela@linaro.org>
>> Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
>> ---
>>  docs/system/arm/sbsa.rst   | 30 ++++++++++++++++++++++++++++++
>>  docs/system/target-arm.rst |  1 +
>>  2 files changed, 31 insertions(+)
>>  create mode 100644 docs/system/arm/sbsa.rst
>> 
>> diff --git a/docs/system/arm/sbsa.rst b/docs/system/arm/sbsa.rst
>> new file mode 100644
>> index 0000000000..a47c9360de
>> --- /dev/null
>> +++ b/docs/system/arm/sbsa.rst
>> @@ -0,0 +1,30 @@
>> +Arm Server Base System Architecture Reference board (``sbsa-ref``)
>> +==================================================================
>> +
>> +While the `virt` board is a generic board platform that doesn't match
>> +any real hardware the `sbsa-ref` board intends to look like real
>> +hardware. The `Server Base System Architecture
>> +<https://developer.arm.com/documentation/den0029/latest>` defines a
>> +minimum base line of hardware support and importantly how the firmware
>> +reports that to any operating system. It is a static system that
>> +reports a very minimal DT to the firmware for command line input to
>> +the firmware.
>
> I think you mean the right thing, but ...
> "a very minimal DT to the firmware for non-discoverable information
>  about components affected by the qemu command line"
>  (i.e. cpus and memory)
>
>> As a result it must have a firmware specifically built
>> +to expect a certain hardware layout (as you would in a real machine).
>> +
>> +It is intended to be a machine for developing firmware and testing
>> +standards compliance with operating systems.
>> +
>> +Supported devices
>> +"""""""""""""""""
>> +
>> +The sbsa-ref board supports:
>> +
>> +  - A configurable number of Cortex-A57 cpus
>> +  - GIC version 3
>
> The intent was always for sbsa-ref to be tracking SBSA development, so
> I wonder whether we should be documenting specific versions of cpu and
> gic (and then keep remembering to update the docs).
> My short-term plan was to swap the a57 for "max", but
> documentation-wise, could we just say "number of aarch64 cpus"?
> Could we refer to the gic as "latest supported emulated"?

I'm not sure we want a movable feast... shouldn't we at least provide
compatibility for older variations? -cpu max is useful but you can get
new features coming out of the blue.

-- 
Alex Bennée

WARNING: multiple messages have this Message-ID (diff)
From: "Alex Bennée" <alex.bennee@linaro.org>
To: Leif Lindholm <leif@nuviainc.com>
Cc: Graeme Gregory <graeme@nuviainc.com>,
	Hongbo Zhang <hongbo.zhang@linaro.org>,
	Peter Maydell <peter.maydell@linaro.org>,
	Shashi Mallela <shashi.mallela@linaro.org>,
	qemu-devel@nongnu.org,
	"open list:ARM TCG CPUs" <qemu-arm@nongnu.org>
Subject: Re: [RFC PATCH] docs: add some notes on the sbsa-ref machine
Date: Wed, 04 Nov 2020 16:54:53 +0000	[thread overview]
Message-ID: <87sg9pawpu.fsf@linaro.org> (raw)
In-Reply-To: <20201103112339.GP1664@vanye>


Leif Lindholm <leif@nuviainc.com> writes:

> On Tue, Nov 03, 2020 at 10:47:10 +0000, Alex Bennée wrote:
>> We should at least document what this machine is about.
>
> Thanks!
> (comments below)
>
>> Cc: Graeme Gregory <graeme@nuviainc.com>
>> Cc: Leif Lindholm <leif@nuviainc.com>
>> Cc: Hongbo Zhang <hongbo.zhang@linaro.org>
>> Cc: Shashi Mallela <shashi.mallela@linaro.org>
>> Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
>> ---
>>  docs/system/arm/sbsa.rst   | 30 ++++++++++++++++++++++++++++++
>>  docs/system/target-arm.rst |  1 +
>>  2 files changed, 31 insertions(+)
>>  create mode 100644 docs/system/arm/sbsa.rst
>> 
>> diff --git a/docs/system/arm/sbsa.rst b/docs/system/arm/sbsa.rst
>> new file mode 100644
>> index 0000000000..a47c9360de
>> --- /dev/null
>> +++ b/docs/system/arm/sbsa.rst
>> @@ -0,0 +1,30 @@
>> +Arm Server Base System Architecture Reference board (``sbsa-ref``)
>> +==================================================================
>> +
>> +While the `virt` board is a generic board platform that doesn't match
>> +any real hardware the `sbsa-ref` board intends to look like real
>> +hardware. The `Server Base System Architecture
>> +<https://developer.arm.com/documentation/den0029/latest>` defines a
>> +minimum base line of hardware support and importantly how the firmware
>> +reports that to any operating system. It is a static system that
>> +reports a very minimal DT to the firmware for command line input to
>> +the firmware.
>
> I think you mean the right thing, but ...
> "a very minimal DT to the firmware for non-discoverable information
>  about components affected by the qemu command line"
>  (i.e. cpus and memory)
>
>> As a result it must have a firmware specifically built
>> +to expect a certain hardware layout (as you would in a real machine).
>> +
>> +It is intended to be a machine for developing firmware and testing
>> +standards compliance with operating systems.
>> +
>> +Supported devices
>> +"""""""""""""""""
>> +
>> +The sbsa-ref board supports:
>> +
>> +  - A configurable number of Cortex-A57 cpus
>> +  - GIC version 3
>
> The intent was always for sbsa-ref to be tracking SBSA development, so
> I wonder whether we should be documenting specific versions of cpu and
> gic (and then keep remembering to update the docs).
> My short-term plan was to swap the a57 for "max", but
> documentation-wise, could we just say "number of aarch64 cpus"?
> Could we refer to the gic as "latest supported emulated"?

I'm not sure we want a movable feast... shouldn't we at least provide
compatibility for older variations? -cpu max is useful but you can get
new features coming out of the blue.

-- 
Alex Bennée


  reply	other threads:[~2020-11-04 16:54 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-11-03 10:47 [RFC PATCH] docs: add some notes on the sbsa-ref machine Alex Bennée
2020-11-03 10:47 ` Alex Bennée
2020-11-03 10:57 ` Graeme Gregory
2020-11-03 10:57   ` Graeme Gregory
2020-11-03 11:23 ` Leif Lindholm
2020-11-03 11:23   ` Leif Lindholm
2020-11-04 16:54   ` Alex Bennée [this message]
2020-11-04 16:54     ` Alex Bennée
2020-11-03 12:00 ` Peter Maydell
2020-11-03 12:00   ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87sg9pawpu.fsf@linaro.org \
    --to=alex.bennee@linaro.org \
    --cc=graeme@nuviainc.com \
    --cc=hongbo.zhang@linaro.org \
    --cc=leif@nuviainc.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=shashi.mallela@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.