From: Miquel Raynal <miquel.raynal@bootlin.com>
To: James Hilliard <james.hilliard1@gmail.com>
Cc: linux-mtd@lists.infradead.org, linux-sunxi@lists.linux.dev,
Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Chen-Yu Tsai <wens@kernel.org>,
Jernej Skrabec <jernej.skrabec@gmail.com>,
Samuel Holland <samuel@sholland.org>,
Richard Genoud <richard.genoud@bootlin.com>,
Geert Uytterhoeven <geert+renesas@glider.be>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2] mtd: rawnand: sunxi: add H616 MBUS DMA support
Date: Fri, 07 Aug 2026 15:55:41 +0200 [thread overview]
Message-ID: <87tsp6avc2.fsf@bootlin.com> (raw)
In-Reply-To: <20260717164202.3099982-1-james.hilliard1@gmail.com> (James Hilliard's message of "Fri, 17 Jul 2026 10:41:58 -0600")
Hi James,
On 17/07/2026 at 10:41:58 -06, James Hilliard <james.hilliard1@gmail.com> wrote:
> The H616 NAND controller uses a descriptor-based internal MBUS DMA
> engine instead of the direct address and count registers used by the
> A23/A33 controller. Since the driver does not support these descriptors,
> it currently attempts to request an external rxtx DMA channel and falls
> back to PIO when none is provided.
>
> Add a single-descriptor backend to the existing ECC page DMA paths.
> Allocate the descriptor coherently, constrain data mappings to the
> controller's 32-bit address range, program the H6-style data block mask,
> and request an interrupt for both command and DMA completion. Keep the
> existing external DMA and legacy MBUS DMA paths unchanged, and fall back
> to PIO if the descriptor cannot be allocated.
>
> With identical kernels except for this patch, running
> flash_speed -d -b 1906 -c 100 /dev/mtd6 on an H616 board with 2 KiB-page
> SLC NAND reported:
>
> PIO descriptor DMA
> eraseblock write 3365 KiB/s 4192 KiB/s
> eraseblock read 6454 KiB/s 16040 KiB/s
> page write 3254 KiB/s 4021 KiB/s
> page read 6419 KiB/s 15686 KiB/s
>
> Signed-off-by: James Hilliard <james.hilliard1@gmail.com>
This patch does not apply (linux-mtd repository, nand/next branch). You
need to rebase and send a new iteration.
Thansk,
Miquèl
WARNING: multiple messages have this Message-ID (diff)
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: James Hilliard <james.hilliard1@gmail.com>
Cc: linux-mtd@lists.infradead.org, linux-sunxi@lists.linux.dev,
Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Chen-Yu Tsai <wens@kernel.org>,
Jernej Skrabec <jernej.skrabec@gmail.com>,
Samuel Holland <samuel@sholland.org>,
Richard Genoud <richard.genoud@bootlin.com>,
Geert Uytterhoeven <geert+renesas@glider.be>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2] mtd: rawnand: sunxi: add H616 MBUS DMA support
Date: Fri, 07 Aug 2026 15:55:41 +0200 [thread overview]
Message-ID: <87tsp6avc2.fsf@bootlin.com> (raw)
In-Reply-To: <20260717164202.3099982-1-james.hilliard1@gmail.com> (James Hilliard's message of "Fri, 17 Jul 2026 10:41:58 -0600")
Hi James,
On 17/07/2026 at 10:41:58 -06, James Hilliard <james.hilliard1@gmail.com> wrote:
> The H616 NAND controller uses a descriptor-based internal MBUS DMA
> engine instead of the direct address and count registers used by the
> A23/A33 controller. Since the driver does not support these descriptors,
> it currently attempts to request an external rxtx DMA channel and falls
> back to PIO when none is provided.
>
> Add a single-descriptor backend to the existing ECC page DMA paths.
> Allocate the descriptor coherently, constrain data mappings to the
> controller's 32-bit address range, program the H6-style data block mask,
> and request an interrupt for both command and DMA completion. Keep the
> existing external DMA and legacy MBUS DMA paths unchanged, and fall back
> to PIO if the descriptor cannot be allocated.
>
> With identical kernels except for this patch, running
> flash_speed -d -b 1906 -c 100 /dev/mtd6 on an H616 board with 2 KiB-page
> SLC NAND reported:
>
> PIO descriptor DMA
> eraseblock write 3365 KiB/s 4192 KiB/s
> eraseblock read 6454 KiB/s 16040 KiB/s
> page write 3254 KiB/s 4021 KiB/s
> page read 6419 KiB/s 15686 KiB/s
>
> Signed-off-by: James Hilliard <james.hilliard1@gmail.com>
This patch does not apply (linux-mtd repository, nand/next branch). You
need to rebase and send a new iteration.
Thansk,
Miquèl
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
next prev parent reply other threads:[~2026-08-07 13:55 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-17 16:41 [PATCH v2] mtd: rawnand: sunxi: add H616 MBUS DMA support James Hilliard
2026-07-17 16:41 ` James Hilliard
2026-08-07 13:55 ` Miquel Raynal [this message]
2026-08-07 13:55 ` Miquel Raynal
2026-08-07 13:56 ` Miquel Raynal
2026-08-07 13:56 ` Miquel Raynal
2026-08-07 14:00 ` Miquel Raynal
2026-08-07 14:00 ` Miquel Raynal
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87tsp6avc2.fsf@bootlin.com \
--to=miquel.raynal@bootlin.com \
--cc=geert+renesas@glider.be \
--cc=james.hilliard1@gmail.com \
--cc=jernej.skrabec@gmail.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=linux-sunxi@lists.linux.dev \
--cc=richard.genoud@bootlin.com \
--cc=richard@nod.at \
--cc=samuel@sholland.org \
--cc=vigneshr@ti.com \
--cc=wens@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.