From: "Alex Bennée" <alex.bennee@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org,
Liviu Ionescu <ilg@livius.net>,
Michael Davidsaver <mdavidsaver@gmail.com>,
patches@linaro.org
Subject: Re: [Qemu-arm] [PATCH 3/6] armv7m: Explicit error for bad vector table
Date: Tue, 24 Jan 2017 16:43:22 +0000 [thread overview]
Message-ID: <87tw8o9zo5.fsf@linaro.org> (raw)
In-Reply-To: <1484937883-1068-4-git-send-email-peter.maydell@linaro.org>
Peter Maydell <peter.maydell@linaro.org> writes:
> From: Michael Davidsaver <mdavidsaver@gmail.com>
>
> Give an explicit error and abort when a load
> from the vector table fails. Architecturally this
> should HardFault (which will then immediately
> fail to load the HardFault vector and go into Lockup).
> Since we don't model Lockup, just report this guest
> error via cpu_abort(). This is more helpful than the
> previous behaviour of reading a zero, which is the
> address of the reset stack pointer and not a sensible
> location to jump to.
Word wrap has gone a little aggressive in the commit message ;-)
>
> Signed-off-by: Michael Davidsaver <mdavidsaver@gmail.com>
> Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
> [PMM: expanded commit message]
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> target/arm/helper.c | 26 +++++++++++++++++++++++++-
> 1 file changed, 25 insertions(+), 1 deletion(-)
>
> diff --git a/target/arm/helper.c b/target/arm/helper.c
> index ad23de3..8edb08c 100644
> --- a/target/arm/helper.c
> +++ b/target/arm/helper.c
> @@ -6014,6 +6014,30 @@ static void arm_log_exception(int idx)
> }
> }
>
> +static uint32_t arm_v7m_load_vector(ARMCPU *cpu)
> +
> +{
> + CPUState *cs = CPU(cpu);
> + CPUARMState *env = &cpu->env;
> + MemTxResult result;
> + hwaddr vec = env->v7m.vecbase + env->v7m.exception * 4;
> + uint32_t addr;
> +
> + addr = address_space_ldl(cs->as, vec,
> + MEMTXATTRS_UNSPECIFIED, &result);
> + if (result != MEMTX_OK) {
> + /* Architecturally this should cause a HardFault setting HSFR.VECTTBL,
> + * which would then be immediately followed by our failing to load
> + * the entry vector for that HardFault, which is a Lockup case.
> + * Since we don't model Lockup, we just report this guest error
> + * via cpu_abort().
> + */
> + cpu_abort(cs, "Failed to read from exception vector table "
> + "entry %08x\n", (unsigned)vec);
> + }
> + return addr;
> +}
> +
> void arm_v7m_cpu_do_interrupt(CPUState *cs)
> {
> ARMCPU *cpu = ARM_CPU(cs);
> @@ -6095,7 +6119,7 @@ void arm_v7m_cpu_do_interrupt(CPUState *cs)
> /* Clear IT bits */
> env->condexec_bits = 0;
> env->regs[14] = lr;
> - addr = ldl_phys(cs->as, env->v7m.vecbase + env->v7m.exception * 4);
> + addr = arm_v7m_load_vector(cpu);
> env->regs[15] = addr & 0xfffffffe;
> env->thumb = addr & 1;
> }
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
--
Alex Bennée
WARNING: multiple messages have this Message-ID (diff)
From: "Alex Bennée" <alex.bennee@linaro.org>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org,
Liviu Ionescu <ilg@livius.net>,
Michael Davidsaver <mdavidsaver@gmail.com>,
patches@linaro.org
Subject: Re: [Qemu-devel] [Qemu-arm] [PATCH 3/6] armv7m: Explicit error for bad vector table
Date: Tue, 24 Jan 2017 16:43:22 +0000 [thread overview]
Message-ID: <87tw8o9zo5.fsf@linaro.org> (raw)
In-Reply-To: <1484937883-1068-4-git-send-email-peter.maydell@linaro.org>
Peter Maydell <peter.maydell@linaro.org> writes:
> From: Michael Davidsaver <mdavidsaver@gmail.com>
>
> Give an explicit error and abort when a load
> from the vector table fails. Architecturally this
> should HardFault (which will then immediately
> fail to load the HardFault vector and go into Lockup).
> Since we don't model Lockup, just report this guest
> error via cpu_abort(). This is more helpful than the
> previous behaviour of reading a zero, which is the
> address of the reset stack pointer and not a sensible
> location to jump to.
Word wrap has gone a little aggressive in the commit message ;-)
>
> Signed-off-by: Michael Davidsaver <mdavidsaver@gmail.com>
> Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
> [PMM: expanded commit message]
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
> target/arm/helper.c | 26 +++++++++++++++++++++++++-
> 1 file changed, 25 insertions(+), 1 deletion(-)
>
> diff --git a/target/arm/helper.c b/target/arm/helper.c
> index ad23de3..8edb08c 100644
> --- a/target/arm/helper.c
> +++ b/target/arm/helper.c
> @@ -6014,6 +6014,30 @@ static void arm_log_exception(int idx)
> }
> }
>
> +static uint32_t arm_v7m_load_vector(ARMCPU *cpu)
> +
> +{
> + CPUState *cs = CPU(cpu);
> + CPUARMState *env = &cpu->env;
> + MemTxResult result;
> + hwaddr vec = env->v7m.vecbase + env->v7m.exception * 4;
> + uint32_t addr;
> +
> + addr = address_space_ldl(cs->as, vec,
> + MEMTXATTRS_UNSPECIFIED, &result);
> + if (result != MEMTX_OK) {
> + /* Architecturally this should cause a HardFault setting HSFR.VECTTBL,
> + * which would then be immediately followed by our failing to load
> + * the entry vector for that HardFault, which is a Lockup case.
> + * Since we don't model Lockup, we just report this guest error
> + * via cpu_abort().
> + */
> + cpu_abort(cs, "Failed to read from exception vector table "
> + "entry %08x\n", (unsigned)vec);
> + }
> + return addr;
> +}
> +
> void arm_v7m_cpu_do_interrupt(CPUState *cs)
> {
> ARMCPU *cpu = ARM_CPU(cs);
> @@ -6095,7 +6119,7 @@ void arm_v7m_cpu_do_interrupt(CPUState *cs)
> /* Clear IT bits */
> env->condexec_bits = 0;
> env->regs[14] = lr;
> - addr = ldl_phys(cs->as, env->v7m.vecbase + env->v7m.exception * 4);
> + addr = arm_v7m_load_vector(cpu);
> env->regs[15] = addr & 0xfffffffe;
> env->thumb = addr & 1;
> }
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
--
Alex Bennée
next prev parent reply other threads:[~2017-01-24 16:43 UTC|newest]
Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-20 18:44 [Qemu-arm] [PATCH 0/6] ARMv7M: some simple bugfixes and cleanups Peter Maydell
2017-01-20 18:44 ` [Qemu-devel] " Peter Maydell
2017-01-20 18:44 ` [Qemu-arm] [PATCH 1/6] armv7m: MRS/MSR: handle unprivileged access Peter Maydell
2017-01-20 18:44 ` [Qemu-devel] " Peter Maydell
2017-01-24 16:25 ` [Qemu-arm] " Alex Bennée
2017-01-24 16:25 ` [Qemu-devel] " Alex Bennée
2017-01-24 16:51 ` Peter Maydell
2017-01-24 16:51 ` [Qemu-devel] " Peter Maydell
2017-01-20 18:44 ` [Qemu-arm] [PATCH 2/6] armv7m: Replace armv7m.hack with unassigned_access handler Peter Maydell
2017-01-20 18:44 ` [Qemu-devel] " Peter Maydell
2017-01-24 16:31 ` [Qemu-arm] " Alex Bennée
2017-01-24 16:31 ` [Qemu-devel] " Alex Bennée
2017-01-24 16:53 ` Peter Maydell
2017-01-24 16:53 ` [Qemu-devel] " Peter Maydell
2017-01-20 18:44 ` [Qemu-arm] [PATCH 3/6] armv7m: Explicit error for bad vector table Peter Maydell
2017-01-20 18:44 ` [Qemu-devel] " Peter Maydell
2017-01-24 16:43 ` Alex Bennée [this message]
2017-01-24 16:43 ` [Qemu-devel] [Qemu-arm] " Alex Bennée
2017-01-20 18:44 ` [Qemu-arm] [PATCH 4/6] hw/registerfields.h: Pull FIELD etc macros out of hw/register.h Peter Maydell
2017-01-20 18:44 ` [Qemu-devel] " Peter Maydell
2017-01-20 19:04 ` [Qemu-arm] " Alistair Francis
2017-01-20 19:04 ` Alistair Francis
2017-01-24 16:43 ` [Qemu-arm] " Alex Bennée
2017-01-24 16:43 ` [Qemu-devel] " Alex Bennée
2017-01-20 18:44 ` [Qemu-arm] [PATCH 5/6] armv7m: Fix reads of CONTROL register bit 1 Peter Maydell
2017-01-20 18:44 ` [Qemu-devel] " Peter Maydell
2017-01-24 16:58 ` [Qemu-arm] " Alex Bennée
2017-01-24 16:58 ` [Qemu-devel] " Alex Bennée
2017-01-24 17:04 ` Peter Maydell
2017-01-24 17:04 ` [Qemu-devel] " Peter Maydell
2017-01-20 18:44 ` [Qemu-arm] [PATCH 6/6] armv7m: Clear FAULTMASK on return from non-NMI exceptions Peter Maydell
2017-01-20 18:44 ` [Qemu-devel] " Peter Maydell
2017-01-24 16:59 ` [Qemu-arm] " Alex Bennée
2017-01-24 16:59 ` [Qemu-devel] " Alex Bennée
2017-01-20 19:14 ` [Qemu-arm] [Qemu-devel] [PATCH 0/6] ARMv7M: some simple bugfixes and cleanups no-reply
2017-01-20 19:14 ` no-reply
2017-01-24 17:00 ` [Qemu-arm] " Alex Bennée
2017-01-24 17:00 ` [Qemu-devel] " Alex Bennée
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87tw8o9zo5.fsf@linaro.org \
--to=alex.bennee@linaro.org \
--cc=ilg@livius.net \
--cc=mdavidsaver@gmail.com \
--cc=patches@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.