From: tengfei@codeaurora.org
To: Russell King - ARM Linux <linux@armlinux.org.uk>
Cc: linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, sudeep.holla@arm.com,
will.deacon@arm.com, linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH] arm: kernel: add support for detecting armv8 cpu cache information
Date: Mon, 05 Nov 2018 16:21:48 +0800 [thread overview]
Message-ID: <8a260ff92ceaf2c673327fd390780434@codeaurora.org> (raw)
In-Reply-To: <20181018085609.GI30658@n2100.armlinux.org.uk>
Hi Russell,
our team team was trying to check L1, L2 cache size with adb
commands help on 32bit ARMv8 platform, so we submit this patch.
Thanks,
Tengfei Fan
On 2018-10-18 16:56, Russell King - ARM Linux wrote:
> On Thu, Oct 18, 2018 at 02:16:47PM +0800, Teng Fei Fan wrote:
>> This patch adds support for cacheinfo on 32bit ARMv8 platform.
>> Add support for detecting cpu cache information cpu cache information
>> via sysfs for 32bit armv8 platform. And export to sysfs then userspace
>> can get from /sys/devices/system/cpu/cpuX/cache.
>
> You don't explain why this is needed.
>
> We don't do this for previous 32-bit CPUs, so why should we do this
> for ARMv8 running on a 32-bit kernel?
WARNING: multiple messages have this Message-ID (diff)
From: tengfei@codeaurora.org (tengfei at codeaurora.org)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] arm: kernel: add support for detecting armv8 cpu cache information
Date: Mon, 05 Nov 2018 16:21:48 +0800 [thread overview]
Message-ID: <8a260ff92ceaf2c673327fd390780434@codeaurora.org> (raw)
In-Reply-To: <20181018085609.GI30658@n2100.armlinux.org.uk>
Hi Russell,
our team team was trying to check L1, L2 cache size with adb
commands help on 32bit ARMv8 platform, so we submit this patch.
Thanks,
Tengfei Fan
On 2018-10-18 16:56, Russell King - ARM Linux wrote:
> On Thu, Oct 18, 2018 at 02:16:47PM +0800, Teng Fei Fan wrote:
>> This patch adds support for cacheinfo on 32bit ARMv8 platform.
>> Add support for detecting cpu cache information cpu cache information
>> via sysfs for 32bit armv8 platform. And export to sysfs then userspace
>> can get from /sys/devices/system/cpu/cpuX/cache.
>
> You don't explain why this is needed.
>
> We don't do this for previous 32-bit CPUs, so why should we do this
> for ARMv8 running on a 32-bit kernel?
next prev parent reply other threads:[~2018-11-05 8:21 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-10-18 6:16 [PATCH] arm: kernel: add support for detecting armv8 cpu cache information Teng Fei Fan
2018-10-18 6:16 ` Teng Fei Fan
2018-10-18 6:16 ` Teng Fei Fan
2018-10-18 8:56 ` Russell King - ARM Linux
2018-10-18 8:56 ` Russell King - ARM Linux
2018-11-05 8:21 ` tengfei [this message]
2018-11-05 8:21 ` tengfei at codeaurora.org
2018-10-18 9:36 ` Sudeep Holla
2018-10-18 9:36 ` Sudeep Holla
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=8a260ff92ceaf2c673327fd390780434@codeaurora.org \
--to=tengfei@codeaurora.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=sudeep.holla@arm.com \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.