From: "Michael Walle" <mwalle@kernel.org>
To: "Brian Norris" <computersforpeace@gmail.com>,
<linux-mtd@lists.infradead.org>
Cc: "Miquel Raynal" <miquel.raynal@bootlin.com>,
"Pratyush Yadav" <pratyush@kernel.org>,
"Richard Weinberger" <richard@nod.at>,
"Tudor Ambarus" <tudor.ambarus@linaro.org>,
"Vignesh Raghavendra" <vigneshr@ti.com>,
<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH] mtd: spi-nor: micron-st: Add n25q064a WP support
Date: Tue, 30 Jul 2024 08:51:05 +0200 [thread overview]
Message-ID: <D32OADQF733D.3CVS3ZRPEBL2O@kernel.org> (raw)
In-Reply-To: <20240726185825.142733-1-computersforpeace@gmail.com>
[-- Attachment #1.1: Type: text/plain, Size: 1479 bytes --]
Hi,
On Fri Jul 26, 2024 at 8:58 PM CEST, Brian Norris wrote:
> These flash chips are used on Google / TP-Link / ASUS OnHub devices, and
> OnHub devices are write-protected by default (same as any other
> ChromeOS/Chromebook system). I've referred to datasheets, and tested on
> OnHub devices.
Out of curiosity, there is also a hardware write protect switch
somehow, right? At least that's my understanding how verify boot
works.
>
> Signed-off-by: Brian Norris <computersforpeace@gmail.com>
This looks good:
Reviewed-by: Michael Walle <mwalle@kernel.org>
But could you have a look whether this flash supports SFDP.
According to the datasheet it looks like it does. In that case,
could you please dump it according to:
https://docs.kernel.org/driver-api/mtd/spi-nor.html
Thanks,
-michael
> ---
>
> drivers/mtd/spi-nor/micron-st.c | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/drivers/mtd/spi-nor/micron-st.c b/drivers/mtd/spi-nor/micron-st.c
> index 3c6499fdb712..e6bab2d00c92 100644
> --- a/drivers/mtd/spi-nor/micron-st.c
> +++ b/drivers/mtd/spi-nor/micron-st.c
> @@ -436,6 +436,8 @@ static const struct flash_info st_nor_parts[] = {
> .id = SNOR_ID(0x20, 0xbb, 0x17),
> .name = "n25q064a",
> .size = SZ_8M,
> + .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB | SPI_NOR_4BIT_BP |
> + SPI_NOR_BP3_SR_BIT6,
> .no_sfdp_flags = SECT_4K | SPI_NOR_QUAD_READ,
> }, {
> .id = SNOR_ID(0x20, 0xbb, 0x18),
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 297 bytes --]
[-- Attachment #2: Type: text/plain, Size: 144 bytes --]
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
WARNING: multiple messages have this Message-ID (diff)
From: "Michael Walle" <mwalle@kernel.org>
To: "Brian Norris" <computersforpeace@gmail.com>,
<linux-mtd@lists.infradead.org>
Cc: "Miquel Raynal" <miquel.raynal@bootlin.com>,
"Pratyush Yadav" <pratyush@kernel.org>,
"Richard Weinberger" <richard@nod.at>,
"Tudor Ambarus" <tudor.ambarus@linaro.org>,
"Vignesh Raghavendra" <vigneshr@ti.com>,
<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH] mtd: spi-nor: micron-st: Add n25q064a WP support
Date: Tue, 30 Jul 2024 08:51:05 +0200 [thread overview]
Message-ID: <D32OADQF733D.3CVS3ZRPEBL2O@kernel.org> (raw)
In-Reply-To: <20240726185825.142733-1-computersforpeace@gmail.com>
[-- Attachment #1: Type: text/plain, Size: 1479 bytes --]
Hi,
On Fri Jul 26, 2024 at 8:58 PM CEST, Brian Norris wrote:
> These flash chips are used on Google / TP-Link / ASUS OnHub devices, and
> OnHub devices are write-protected by default (same as any other
> ChromeOS/Chromebook system). I've referred to datasheets, and tested on
> OnHub devices.
Out of curiosity, there is also a hardware write protect switch
somehow, right? At least that's my understanding how verify boot
works.
>
> Signed-off-by: Brian Norris <computersforpeace@gmail.com>
This looks good:
Reviewed-by: Michael Walle <mwalle@kernel.org>
But could you have a look whether this flash supports SFDP.
According to the datasheet it looks like it does. In that case,
could you please dump it according to:
https://docs.kernel.org/driver-api/mtd/spi-nor.html
Thanks,
-michael
> ---
>
> drivers/mtd/spi-nor/micron-st.c | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/drivers/mtd/spi-nor/micron-st.c b/drivers/mtd/spi-nor/micron-st.c
> index 3c6499fdb712..e6bab2d00c92 100644
> --- a/drivers/mtd/spi-nor/micron-st.c
> +++ b/drivers/mtd/spi-nor/micron-st.c
> @@ -436,6 +436,8 @@ static const struct flash_info st_nor_parts[] = {
> .id = SNOR_ID(0x20, 0xbb, 0x17),
> .name = "n25q064a",
> .size = SZ_8M,
> + .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB | SPI_NOR_4BIT_BP |
> + SPI_NOR_BP3_SR_BIT6,
> .no_sfdp_flags = SECT_4K | SPI_NOR_QUAD_READ,
> }, {
> .id = SNOR_ID(0x20, 0xbb, 0x18),
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 297 bytes --]
next prev parent reply other threads:[~2024-07-30 6:51 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-07-26 18:58 [PATCH] mtd: spi-nor: micron-st: Add n25q064a WP support Brian Norris
2024-07-26 18:58 ` Brian Norris
2024-07-30 6:51 ` Michael Walle [this message]
2024-07-30 6:51 ` Michael Walle
2024-07-30 11:24 ` Pratyush Yadav
2024-07-30 11:24 ` Pratyush Yadav
2024-07-30 11:33 ` Tudor Ambarus
2024-07-30 11:33 ` Tudor Ambarus
2024-07-30 17:28 ` Brian Norris
2024-07-30 17:28 ` Brian Norris
2024-07-31 8:51 ` Tudor Ambarus
2024-07-31 8:51 ` Tudor Ambarus
2024-07-31 9:05 ` Michael Walle
2024-07-31 9:05 ` Michael Walle
2024-07-31 17:31 ` Brian Norris
2024-07-31 17:31 ` Brian Norris
2024-08-05 9:01 ` Michael Walle
2024-08-05 9:01 ` Michael Walle
2024-07-31 17:10 ` Brian Norris
2024-07-31 17:10 ` Brian Norris
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=D32OADQF733D.3CVS3ZRPEBL2O@kernel.org \
--to=mwalle@kernel.org \
--cc=computersforpeace@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=miquel.raynal@bootlin.com \
--cc=pratyush@kernel.org \
--cc=richard@nod.at \
--cc=tudor.ambarus@linaro.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.