From: "Alexandre Courbot" <acourbot@nvidia.com>
To: "Danilo Krummrich" <dakr@kernel.org>,
"Alice Ryhl" <aliceryhl@google.com>,
"David Airlie" <airlied@gmail.com>,
"Simona Vetter" <simona@ffwll.ch>,
"Maarten Lankhorst" <maarten.lankhorst@linux.intel.com>,
"Maxime Ripard" <mripard@kernel.org>,
"Thomas Zimmermann" <tzimmermann@suse.de>,
"Miguel Ojeda" <ojeda@kernel.org>,
"Boqun Feng" <boqun@kernel.org>, "Gary Guo" <gary@garyguo.net>,
"Björn Roy Baron" <bjorn3_gh@protonmail.com>,
"Benno Lossin" <lossin@kernel.org>,
"Andreas Hindborg" <a.hindborg@kernel.org>,
"Trevor Gross" <tmgross@umich.edu>
Cc: "John Hubbard" <jhubbard@nvidia.com>,
"Alistair Popple" <apopple@nvidia.com>,
"Joel Fernandes" <joelagnelf@nvidia.com>,
"Timur Tabi" <ttabi@nvidia.com>, "Zhi Wang" <zhiw@nvidia.com>,
"Eliot Courtney" <ecourtney@nvidia.com>,
<dri-devel@lists.freedesktop.org>, <linux-kernel@vger.kernel.org>,
<linux-riscv@lists.infradead.org>, <linux-doc@vger.kernel.org>,
<rust-for-linux@vger.kernel.org>,
"Alexandre Courbot" <acourbot@nvidia.com>
Subject: Re: [PATCH v4 08/10] gpu: nova-core: convert falcon registers to kernel register macro
Date: Wed, 25 Mar 2026 14:53:24 +0900 [thread overview]
Message-ID: <DHBMOQ3E1OSL.2VG7175ZI563R@nvidia.com> (raw)
In-Reply-To: <20260325-b4-nova-register-v4-8-bdf172f0f6ca@nvidia.com>
On Wed Mar 25, 2026 at 11:46 AM JST, Alexandre Courbot wrote:
> Convert all PFALCON, PFALCON2 and PRISCV registers to use the kernel's
> register macro and update the code accordingly.
>
> Because they rely on the same types to implement relative registers,
> they need to be updated in lockstep.
>
> nova-core's local register macro is now unused, so remove it.
>
> Reviewed-by: Gary Guo <gary@garyguo.net>
> Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
> ---
> drivers/gpu/nova-core/falcon.rs | 521 ++++++---------
> drivers/gpu/nova-core/falcon/gsp.rs | 22 +-
> drivers/gpu/nova-core/falcon/hal/ga102.rs | 55 +-
> drivers/gpu/nova-core/falcon/hal/tu102.rs | 12 +-
> drivers/gpu/nova-core/falcon/sec2.rs | 17 +-
> drivers/gpu/nova-core/firmware/fwsec/bootloader.rs | 19 +-
> drivers/gpu/nova-core/regs.rs | 353 +++++-----
> drivers/gpu/nova-core/regs/macros.rs | 739 ---------------------
> 8 files changed, 457 insertions(+), 1281 deletions(-)
>
> diff --git a/drivers/gpu/nova-core/falcon.rs b/drivers/gpu/nova-core/falcon.rs
> index 123de6c55b45..f3c0ee4d82a6 100644
> --- a/drivers/gpu/nova-core/falcon.rs
> +++ b/drivers/gpu/nova-core/falcon.rs
> @@ -15,14 +15,20 @@
> },
> io::{
> poll::read_poll_timeout,
> - Io, //
> + register::{
> + RegisterBase,
> + WithBase, //
> + },
> + Io,
> },
> + num::Bounded,
Apologies, I just realized this is a leftover which triggers the following error:
warning: unused import: `num::Bounded`
--> ../drivers/gpu/nova-core/falcon.rs:24:5
|
24 | num::Bounded,
| ^^^^^^^^^^^^
|
= note: `#[warn(unused_imports)]` (part of `#[warn(unused)]`) on by default
Not sure how it slipped in as I build each patch individually in my
checklist script. Thankfully this is easily fixed.
The silver lining is that this shows that despite the heavy reliance on
`Bounded` for register bitfields, this heavy user does not need to
create a single one explicitly. :)
WARNING: multiple messages have this Message-ID (diff)
From: "Alexandre Courbot" <acourbot@nvidia.com>
To: "Danilo Krummrich" <dakr@kernel.org>,
"Alice Ryhl" <aliceryhl@google.com>,
"David Airlie" <airlied@gmail.com>,
"Simona Vetter" <simona@ffwll.ch>,
"Maarten Lankhorst" <maarten.lankhorst@linux.intel.com>,
"Maxime Ripard" <mripard@kernel.org>,
"Thomas Zimmermann" <tzimmermann@suse.de>,
"Miguel Ojeda" <ojeda@kernel.org>,
"Boqun Feng" <boqun@kernel.org>, "Gary Guo" <gary@garyguo.net>,
"Björn Roy Baron" <bjorn3_gh@protonmail.com>,
"Benno Lossin" <lossin@kernel.org>,
"Andreas Hindborg" <a.hindborg@kernel.org>,
"Trevor Gross" <tmgross@umich.edu>
Cc: "John Hubbard" <jhubbard@nvidia.com>,
"Alistair Popple" <apopple@nvidia.com>,
"Joel Fernandes" <joelagnelf@nvidia.com>,
"Timur Tabi" <ttabi@nvidia.com>, "Zhi Wang" <zhiw@nvidia.com>,
"Eliot Courtney" <ecourtney@nvidia.com>,
<dri-devel@lists.freedesktop.org>, <linux-kernel@vger.kernel.org>,
<linux-riscv@lists.infradead.org>, <linux-doc@vger.kernel.org>,
<rust-for-linux@vger.kernel.org>,
"Alexandre Courbot" <acourbot@nvidia.com>
Subject: Re: [PATCH v4 08/10] gpu: nova-core: convert falcon registers to kernel register macro
Date: Wed, 25 Mar 2026 14:53:24 +0900 [thread overview]
Message-ID: <DHBMOQ3E1OSL.2VG7175ZI563R@nvidia.com> (raw)
In-Reply-To: <20260325-b4-nova-register-v4-8-bdf172f0f6ca@nvidia.com>
On Wed Mar 25, 2026 at 11:46 AM JST, Alexandre Courbot wrote:
> Convert all PFALCON, PFALCON2 and PRISCV registers to use the kernel's
> register macro and update the code accordingly.
>
> Because they rely on the same types to implement relative registers,
> they need to be updated in lockstep.
>
> nova-core's local register macro is now unused, so remove it.
>
> Reviewed-by: Gary Guo <gary@garyguo.net>
> Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
> ---
> drivers/gpu/nova-core/falcon.rs | 521 ++++++---------
> drivers/gpu/nova-core/falcon/gsp.rs | 22 +-
> drivers/gpu/nova-core/falcon/hal/ga102.rs | 55 +-
> drivers/gpu/nova-core/falcon/hal/tu102.rs | 12 +-
> drivers/gpu/nova-core/falcon/sec2.rs | 17 +-
> drivers/gpu/nova-core/firmware/fwsec/bootloader.rs | 19 +-
> drivers/gpu/nova-core/regs.rs | 353 +++++-----
> drivers/gpu/nova-core/regs/macros.rs | 739 ---------------------
> 8 files changed, 457 insertions(+), 1281 deletions(-)
>
> diff --git a/drivers/gpu/nova-core/falcon.rs b/drivers/gpu/nova-core/falcon.rs
> index 123de6c55b45..f3c0ee4d82a6 100644
> --- a/drivers/gpu/nova-core/falcon.rs
> +++ b/drivers/gpu/nova-core/falcon.rs
> @@ -15,14 +15,20 @@
> },
> io::{
> poll::read_poll_timeout,
> - Io, //
> + register::{
> + RegisterBase,
> + WithBase, //
> + },
> + Io,
> },
> + num::Bounded,
Apologies, I just realized this is a leftover which triggers the following error:
warning: unused import: `num::Bounded`
--> ../drivers/gpu/nova-core/falcon.rs:24:5
|
24 | num::Bounded,
| ^^^^^^^^^^^^
|
= note: `#[warn(unused_imports)]` (part of `#[warn(unused)]`) on by default
Not sure how it slipped in as I build each patch individually in my
checklist script. Thankfully this is easily fixed.
The silver lining is that this shows that despite the heavy reliance on
`Bounded` for register bitfields, this heavy user does not need to
create a single one explicitly. :)
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2026-03-25 5:53 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-25 2:46 [PATCH v4 00/10] gpu: nova-core: convert registers to use the kernel register macro Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 01/10] gpu: nova-core: introduce `bounded_enum` macro Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 02/10] gpu: nova-core: convert PMC registers to kernel register macro Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 03/10] gpu: nova-core: convert PBUS " Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 04/10] gpu: nova-core: convert PFB " Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 05/10] gpu: nova-core: convert GC6 " Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 06/10] gpu: nova-core: convert FUSE " Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 07/10] gpu: nova-core: convert PDISP " Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 08/10] gpu: nova-core: convert falcon " Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 5:53 ` Alexandre Courbot [this message]
2026-03-25 5:53 ` Alexandre Courbot
2026-03-26 11:46 ` kernel test robot
2026-03-26 11:46 ` kernel test robot
2026-03-25 2:46 ` [PATCH v4 09/10] gpu: nova-core: remove `io::` qualifier to register macro invocations Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 2:46 ` [PATCH v4 10/10] Documentation: nova: remove register abstraction task Alexandre Courbot
2026-03-25 2:46 ` Alexandre Courbot
2026-03-25 14:46 ` [PATCH v4 00/10] gpu: nova-core: convert registers to use the kernel register macro Danilo Krummrich
2026-03-25 14:46 ` Danilo Krummrich
2026-03-26 6:27 ` Alexandre Courbot
2026-03-26 6:27 ` Alexandre Courbot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=DHBMOQ3E1OSL.2VG7175ZI563R@nvidia.com \
--to=acourbot@nvidia.com \
--cc=a.hindborg@kernel.org \
--cc=airlied@gmail.com \
--cc=aliceryhl@google.com \
--cc=apopple@nvidia.com \
--cc=bjorn3_gh@protonmail.com \
--cc=boqun@kernel.org \
--cc=dakr@kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=ecourtney@nvidia.com \
--cc=gary@garyguo.net \
--cc=jhubbard@nvidia.com \
--cc=joelagnelf@nvidia.com \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=lossin@kernel.org \
--cc=maarten.lankhorst@linux.intel.com \
--cc=mripard@kernel.org \
--cc=ojeda@kernel.org \
--cc=rust-for-linux@vger.kernel.org \
--cc=simona@ffwll.ch \
--cc=tmgross@umich.edu \
--cc=ttabi@nvidia.com \
--cc=tzimmermann@suse.de \
--cc=zhiw@nvidia.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.