From: Mostafa Saleh <smostafa@google.com>
To: Eric Auger <eric.auger@redhat.com>
Cc: qemu-devel@nongnu.org, jean-philippe@linaro.org,
peter.maydell@linaro.org, qemu-arm@nongnu.org
Subject: Re: [RFC PATCH 13/16] hw/arm/smmuv3: Add CMDs related to stage 2
Date: Thu, 16 Feb 2023 13:58:19 +0000 [thread overview]
Message-ID: <Y+42e9PE9g7JpBuq@google.com> (raw)
In-Reply-To: <7ebe5091-54ae-d5a2-09c4-0ae1e8276cb8@redhat.com>
Hi Eric,
On Thu, Feb 16, 2023 at 12:56:52PM +0100, Eric Auger wrote:
> > @@ -1174,14 +1174,35 @@ static int smmuv3_cmdq_consume(SMMUv3State *s)
> > case SMMU_CMD_TLBI_NH_VA:
> > smmuv3_s1_range_inval(bs, &cmd);
> > break;
> > + case SMMU_CMD_TLBI_S12_VMALL:
> > + uint16_t vmid = CMD_VMID(&cmd);
> > +
> > + if (!STAGE2_SUPPORTED(s->features)) {
> if you add such checks for S2, may you should consider adding similar
> ones for existing S1?
Yes, I will go through the other commands and do the same for stage-1
only commands.
> > + smmu_inv_notifiers_all(&s->smmu_state);
> > + smmu_iotlb_inv_vmid(bs, vmid);
> > + break;
> > + case SMMU_CMD_TLBI_S2_IPA:
> > + if (!STAGE2_SUPPORTED(s->features)) {
> > + cmd_error = SMMU_CERROR_ILL;
> > + break;
> > + }
> > + /*
> > + * As currently only either s1 or s2 are supported
> > + * we can reuse same function for s2.
> > + */
> > + smmuv3_s1_range_inval(bs, &cmd);
> Shouldn't we rename the function then?
I guess we can rename it smmuv3_s1_s2_range_inval, we will have to
revisit this when nesting is supported.
Thanks,
Mostafa
next prev parent reply other threads:[~2023-02-16 13:58 UTC|newest]
Thread overview: 49+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-05 9:43 [RFC PATCH 00/16] Add stage-2 translation for SMMUv3 Mostafa Saleh
2023-02-05 9:43 ` [RFC PATCH 01/16] hw/arm/smmuv3: Add missing fields for IDR0 Mostafa Saleh
2023-02-06 22:51 ` Richard Henderson
2023-02-15 16:16 ` Eric Auger
2023-02-05 9:43 ` [RFC PATCH 02/16] hw/arm/smmuv3: Update translation config to hold stage-2 Mostafa Saleh
2023-02-15 18:57 ` Eric Auger
2023-02-16 12:53 ` Mostafa Saleh
2023-02-05 9:43 ` [RFC PATCH 03/16] hw/arm/smmuv3: Rename smmu_ptw_64 Mostafa Saleh
2023-02-15 16:53 ` Eric Auger
2023-02-16 12:56 ` Mostafa Saleh
2023-02-16 16:44 ` Eric Auger
2023-02-05 9:43 ` [RFC PATCH 04/16] hw/arm/smmuv3: Add a system property to choose translation stage Mostafa Saleh
2023-02-15 16:29 ` Eric Auger
2023-02-16 12:58 ` Mostafa Saleh
2023-02-16 16:45 ` Eric Auger
2023-02-05 9:44 ` [RFC PATCH 05/16] hw/arm/smmuv3: Add page table walk for stage-2 Mostafa Saleh
2023-02-15 16:52 ` Eric Auger
2023-02-16 13:09 ` Mostafa Saleh
2023-02-16 16:50 ` Eric Auger
2023-02-05 9:44 ` [RFC PATCH 06/16] hw/arm/smmuv3: Parse STE config " Mostafa Saleh
2023-02-15 17:47 ` Eric Auger
2023-02-16 13:17 ` Mostafa Saleh
2023-02-05 9:44 ` [RFC PATCH 07/16] hw/arm/smmuv3: Check validity of stage-2 page table Mostafa Saleh
2023-02-15 18:53 ` Eric Auger
2023-02-16 13:20 ` Mostafa Saleh
2023-02-05 9:44 ` [RFC PATCH 08/16] hw/arm/smmuv3: Support S2AFFD Mostafa Saleh
2023-02-15 18:37 ` Eric Auger
2023-02-16 13:27 ` Mostafa Saleh
2023-02-05 9:44 ` [RFC PATCH 09/16] hw/arm/smmuv3: Don't touch CD if stage-1 is not supported Mostafa Saleh
2023-02-05 9:44 ` [RFC PATCH 10/16] hw/arm/smmuv3: Make TLB lookup work for stage-2 Mostafa Saleh
2023-02-16 11:32 ` Eric Auger
2023-02-16 13:49 ` Mostafa Saleh
2023-02-16 16:52 ` Eric Auger
2023-02-05 9:44 ` [RFC PATCH 11/16] hw/arm/smmuv3: Read VMID from STE Mostafa Saleh
2023-02-05 9:44 ` [RFC PATCH 12/16] hw/arm/smmuv3: Add VMID to tlb tagging Mostafa Saleh
2023-02-15 19:47 ` Jean-Philippe Brucker
2023-02-16 13:52 ` Mostafa Saleh
2023-02-16 10:17 ` Eric Auger
2023-02-16 13:53 ` Mostafa Saleh
2023-02-16 16:53 ` Eric Auger
2023-02-05 9:44 ` [RFC PATCH 13/16] hw/arm/smmuv3: Add CMDs related to stage 2 Mostafa Saleh
2023-02-16 11:56 ` Eric Auger
2023-02-16 13:58 ` Mostafa Saleh [this message]
2023-02-16 16:54 ` Eric Auger
2023-02-05 9:44 ` [RFC PATCH 14/16] hw/arm/smmuv3: Add stage-2 support in iova notifier Mostafa Saleh
2023-02-05 9:44 ` [RFC PATCH 15/16] hw/arm/smmuv3: Add fault configuration for stage-2 Mostafa Saleh
2023-02-15 18:55 ` Eric Auger
2023-02-16 14:01 ` Mostafa Saleh
2023-02-05 9:44 ` [RFC PATCH 16/16] hw/arm/smmuv3: Enable stage-2 support Mostafa Saleh
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Y+42e9PE9g7JpBuq@google.com \
--to=smostafa@google.com \
--cc=eric.auger@redhat.com \
--cc=jean-philippe@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.