From: Rob Herring <robh@kernel.org>
To: Yong Wu <yong.wu@mediatek.com>
Cc: anan.sun@mediatek.com, youlin.pei@mediatek.com,
Nicolas Boichat <drinkcat@chromium.org>,
srv_heupstream@mediatek.com,
Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
devicetree@vger.kernel.org, Will Deacon <will@kernel.org>,
linux-kernel@vger.kernel.org, Evan Green <evgreen@chromium.org>,
chao.hao@mediatek.com, iommu@lists.linux-foundation.org,
Rob Herring <robh+dt@kernel.org>,
linux-mediatek@lists.infradead.org,
Matthias Brugger <matthias.bgg@gmail.com>,
Tomasz Figa <tfiga@google.com>,
Robin Murphy <robin.murphy@arm.com>,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v2 02/29] dt-bindings: mediatek: mt8195: Add binding for infra IOMMU
Date: Tue, 17 Aug 2021 16:44:53 -0500 [thread overview]
Message-ID: <YRwt1f6UBL0zoxF4@robh.at.kernel.org> (raw)
In-Reply-To: <20210813065324.29220-3-yong.wu@mediatek.com>
On Fri, 13 Aug 2021 14:52:57 +0800, Yong Wu wrote:
> In mt8195, we have a new IOMMU that is for INFRA IOMMU. its masters
> mainly are PCIe and USB. Different with MM IOMMU, all these masters
> connect with IOMMU directly, there is no mediatek,larbs property for
> infra IOMMU.
>
> Another thing is about PCIe ports. currently the function
> "of_iommu_configure_dev_id" only support the id number is 1, But our
> PCIe have two ports, one is for reading and the other is for writing.
> see more about the PCIe patch in this patchset. Thus, I only list
> the reading id here and add the other id in our driver.
>
> Signed-off-by: Yong Wu <yong.wu@mediatek.com>
> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
> ---
> Change note: use "contains" commented from Rob.
> ---
> .../bindings/iommu/mediatek,iommu.yaml | 13 ++++++++++++-
> .../dt-bindings/memory/mt8195-memory-port.h | 18 ++++++++++++++++++
> include/dt-bindings/memory/mtk-memory-port.h | 2 ++
> 3 files changed, 32 insertions(+), 1 deletion(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Yong Wu <yong.wu@mediatek.com>
Cc: anan.sun@mediatek.com, Matthias Brugger <matthias.bgg@gmail.com>,
Nicolas Boichat <drinkcat@chromium.org>,
linux-arm-kernel@lists.infradead.org, chao.hao@mediatek.com,
Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
Evan Green <evgreen@chromium.org>,
linux-kernel@vger.kernel.org, iommu@lists.linux-foundation.org,
youlin.pei@mediatek.com, srv_heupstream@mediatek.com,
Rob Herring <robh+dt@kernel.org>,
Robin Murphy <robin.murphy@arm.com>,
devicetree@vger.kernel.org, Will Deacon <will@kernel.org>,
linux-mediatek@lists.infradead.org,
Joerg Roedel <joro@8bytes.org>, Tomasz Figa <tfiga@chromium.org>,
Tomasz Figa <tfiga@google.com>
Subject: Re: [PATCH v2 02/29] dt-bindings: mediatek: mt8195: Add binding for infra IOMMU
Date: Tue, 17 Aug 2021 16:44:53 -0500 [thread overview]
Message-ID: <YRwt1f6UBL0zoxF4@robh.at.kernel.org> (raw)
In-Reply-To: <20210813065324.29220-3-yong.wu@mediatek.com>
On Fri, 13 Aug 2021 14:52:57 +0800, Yong Wu wrote:
> In mt8195, we have a new IOMMU that is for INFRA IOMMU. its masters
> mainly are PCIe and USB. Different with MM IOMMU, all these masters
> connect with IOMMU directly, there is no mediatek,larbs property for
> infra IOMMU.
>
> Another thing is about PCIe ports. currently the function
> "of_iommu_configure_dev_id" only support the id number is 1, But our
> PCIe have two ports, one is for reading and the other is for writing.
> see more about the PCIe patch in this patchset. Thus, I only list
> the reading id here and add the other id in our driver.
>
> Signed-off-by: Yong Wu <yong.wu@mediatek.com>
> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
> ---
> Change note: use "contains" commented from Rob.
> ---
> .../bindings/iommu/mediatek,iommu.yaml | 13 ++++++++++++-
> .../dt-bindings/memory/mt8195-memory-port.h | 18 ++++++++++++++++++
> include/dt-bindings/memory/mtk-memory-port.h | 2 ++
> 3 files changed, 32 insertions(+), 1 deletion(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Yong Wu <yong.wu@mediatek.com>
Cc: anan.sun@mediatek.com, Matthias Brugger <matthias.bgg@gmail.com>,
Nicolas Boichat <drinkcat@chromium.org>,
linux-arm-kernel@lists.infradead.org, chao.hao@mediatek.com,
Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
Evan Green <evgreen@chromium.org>,
linux-kernel@vger.kernel.org, iommu@lists.linux-foundation.org,
youlin.pei@mediatek.com, srv_heupstream@mediatek.com,
Rob Herring <robh+dt@kernel.org>,
Robin Murphy <robin.murphy@arm.com>,
devicetree@vger.kernel.org, Will Deacon <will@kernel.org>,
linux-mediatek@lists.infradead.org,
Joerg Roedel <joro@8bytes.org>, Tomasz Figa <tfiga@chromium.org>,
Tomasz Figa <tfiga@google.com>
Subject: Re: [PATCH v2 02/29] dt-bindings: mediatek: mt8195: Add binding for infra IOMMU
Date: Tue, 17 Aug 2021 16:44:53 -0500 [thread overview]
Message-ID: <YRwt1f6UBL0zoxF4@robh.at.kernel.org> (raw)
In-Reply-To: <20210813065324.29220-3-yong.wu@mediatek.com>
On Fri, 13 Aug 2021 14:52:57 +0800, Yong Wu wrote:
> In mt8195, we have a new IOMMU that is for INFRA IOMMU. its masters
> mainly are PCIe and USB. Different with MM IOMMU, all these masters
> connect with IOMMU directly, there is no mediatek,larbs property for
> infra IOMMU.
>
> Another thing is about PCIe ports. currently the function
> "of_iommu_configure_dev_id" only support the id number is 1, But our
> PCIe have two ports, one is for reading and the other is for writing.
> see more about the PCIe patch in this patchset. Thus, I only list
> the reading id here and add the other id in our driver.
>
> Signed-off-by: Yong Wu <yong.wu@mediatek.com>
> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
> ---
> Change note: use "contains" commented from Rob.
> ---
> .../bindings/iommu/mediatek,iommu.yaml | 13 ++++++++++++-
> .../dt-bindings/memory/mt8195-memory-port.h | 18 ++++++++++++++++++
> include/dt-bindings/memory/mtk-memory-port.h | 2 ++
> 3 files changed, 32 insertions(+), 1 deletion(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: Yong Wu <yong.wu@mediatek.com>
Cc: anan.sun@mediatek.com, Matthias Brugger <matthias.bgg@gmail.com>,
Nicolas Boichat <drinkcat@chromium.org>,
linux-arm-kernel@lists.infradead.org, chao.hao@mediatek.com,
Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
Evan Green <evgreen@chromium.org>,
linux-kernel@vger.kernel.org, iommu@lists.linux-foundation.org,
youlin.pei@mediatek.com, srv_heupstream@mediatek.com,
Rob Herring <robh+dt@kernel.org>,
Robin Murphy <robin.murphy@arm.com>,
devicetree@vger.kernel.org, Will Deacon <will@kernel.org>,
linux-mediatek@lists.infradead.org,
Joerg Roedel <joro@8bytes.org>, Tomasz Figa <tfiga@chromium.org>,
Tomasz Figa <tfiga@google.com>
Subject: Re: [PATCH v2 02/29] dt-bindings: mediatek: mt8195: Add binding for infra IOMMU
Date: Tue, 17 Aug 2021 16:44:53 -0500 [thread overview]
Message-ID: <YRwt1f6UBL0zoxF4@robh.at.kernel.org> (raw)
In-Reply-To: <20210813065324.29220-3-yong.wu@mediatek.com>
On Fri, 13 Aug 2021 14:52:57 +0800, Yong Wu wrote:
> In mt8195, we have a new IOMMU that is for INFRA IOMMU. its masters
> mainly are PCIe and USB. Different with MM IOMMU, all these masters
> connect with IOMMU directly, there is no mediatek,larbs property for
> infra IOMMU.
>
> Another thing is about PCIe ports. currently the function
> "of_iommu_configure_dev_id" only support the id number is 1, But our
> PCIe have two ports, one is for reading and the other is for writing.
> see more about the PCIe patch in this patchset. Thus, I only list
> the reading id here and add the other id in our driver.
>
> Signed-off-by: Yong Wu <yong.wu@mediatek.com>
> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>
> ---
> Change note: use "contains" commented from Rob.
> ---
> .../bindings/iommu/mediatek,iommu.yaml | 13 ++++++++++++-
> .../dt-bindings/memory/mt8195-memory-port.h | 18 ++++++++++++++++++
> include/dt-bindings/memory/mtk-memory-port.h | 2 ++
> 3 files changed, 32 insertions(+), 1 deletion(-)
>
Reviewed-by: Rob Herring <robh@kernel.org>
next prev parent reply other threads:[~2021-08-17 21:45 UTC|newest]
Thread overview: 148+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-08-13 6:52 [PATCH v2 00/29] MT8195 IOMMU SUPPORT Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` [PATCH v2 01/29] dt-bindings: mediatek: mt8195: Add binding for MM IOMMU Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` [PATCH v2 02/29] dt-bindings: mediatek: mt8195: Add binding for infra IOMMU Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-17 21:44 ` Rob Herring [this message]
2021-08-17 21:44 ` Rob Herring
2021-08-17 21:44 ` Rob Herring
2021-08-17 21:44 ` Rob Herring
2021-08-13 6:52 ` [PATCH v2 03/29] iommu/mediatek: Fix 2 HW sharing pgtable issue Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` [PATCH v2 04/29] iommu/mediatek: Adapt sharing and non-sharing pgtable case Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:52 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 05/29] iommu/mediatek: Add 12G~16G support for multi domains Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 06/29] iommu/mediatek: Add a flag DCM_DISABLE Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 07/29] iommu/mediatek: Add a flag NON_STD_AXI Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 08/29] iommu/mediatek: Remove for_each_m4u in tlb_sync_all Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 09/29] iommu/mediatek: Add tlb_lock in tlb_flush_all Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 10/29] iommu/mediatek: Remove the granule in the tlb flush Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 11/29] iommu/mediatek: Always pm_runtime_get while " Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-24 7:10 ` Hsin-Yi Wang
2021-08-24 7:10 ` Hsin-Yi Wang
2021-08-24 7:10 ` Hsin-Yi Wang
2021-08-24 7:10 ` Hsin-Yi Wang
2021-09-01 12:10 ` Yong Wu (吴勇)
2021-09-01 12:10 ` Yong Wu (吴勇)
2021-09-01 12:10 ` Yong Wu (吴勇)
2021-09-01 12:10 ` Yong Wu (吴勇)
2021-09-30 11:26 ` Dafna Hirschfeld
2021-09-30 11:26 ` Dafna Hirschfeld
2021-09-30 11:26 ` Dafna Hirschfeld
2021-09-30 11:26 ` Dafna Hirschfeld
2021-10-07 3:00 ` Yong Wu
2021-10-07 3:00 ` Yong Wu
2021-10-07 3:00 ` Yong Wu
2021-10-07 3:00 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 12/29] iommu/mediatek: Always enable output PA over 32bits in isr Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 13/29] iommu/mediatek: Add SUB_COMMON_3BITS flag Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 14/29] iommu/mediatek: Add IOMMU_TYPE flag Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 15/29] iommu/mediatek: Contain MM IOMMU flow with the MM TYPE Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 16/29] iommu/mediatek: Adjust device link when it is sub-common Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-24 7:35 ` Hsin-Yi Wang
2021-08-24 7:35 ` Hsin-Yi Wang
2021-08-24 7:35 ` Hsin-Yi Wang
2021-08-24 7:35 ` Hsin-Yi Wang
2021-09-01 12:01 ` Yong Wu (吴勇)
2021-09-01 12:01 ` Yong Wu (吴勇)
2021-09-01 12:01 ` Yong Wu (吴勇)
2021-09-01 12:01 ` Yong Wu (吴勇)
2021-08-13 6:53 ` [PATCH v2 17/29] iommu/mediatek: Add infra iommu support Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 18/29] iommu/mediatek: Add PCIe support Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 19/29] iommu/mediatek: Add mt8195 support Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 20/29] iommu/mediatek: Only adjust code about register base Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 21/29] iommu/mediatek: Just move code position in hw_init Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 22/29] iommu/mediatek: Add mtk_iommu_bank_data structure Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 23/29] iommu/mediatek: Initialise bank HW for each a bank Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 24/29] iommu/mediatek: Add bank_nr and bank_enable Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 25/29] iommu/mediatek: Change the domid to iova_region_id Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 26/29] iommu/mediatek: Get the proper bankid for multi banks Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 27/29] iommu/mediatek: Initialise/Remove for multi bank dev Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 28/29] iommu/mediatek: Backup/restore regsiters for multi banks Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` [PATCH v2 29/29] iommu/mediatek: mt8195: Enable multi banks for infra iommu Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
2021-08-13 6:53 ` Yong Wu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YRwt1f6UBL0zoxF4@robh.at.kernel.org \
--to=robh@kernel.org \
--cc=anan.sun@mediatek.com \
--cc=chao.hao@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=drinkcat@chromium.org \
--cc=evgreen@chromium.org \
--cc=iommu@lists.linux-foundation.org \
--cc=krzysztof.kozlowski@canonical.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=robh+dt@kernel.org \
--cc=robin.murphy@arm.com \
--cc=srv_heupstream@mediatek.com \
--cc=tfiga@google.com \
--cc=will@kernel.org \
--cc=yong.wu@mediatek.com \
--cc=youlin.pei@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.