From: Arnaldo Carvalho de Melo <acme@kernel.org>
To: Athira Rajeev <atrajeev@linux.vnet.ibm.com>
Cc: jolsa@kernel.org, mpe@ellerman.id.au,
linux-perf-users@vger.kernel.org, linuxppc-dev@lists.ozlabs.org,
maddy@linux.vnet.ibm.com, rnsastry@linux.ibm.com,
kjain@linux.ibm.com
Subject: Re: [V4 0/2] tools/perf: Add instruction and data address registers to extended regs in powerpc
Date: Tue, 19 Oct 2021 13:30:05 -0300 [thread overview]
Message-ID: <YW7yjZE8LKvgjapw@kernel.org> (raw)
In-Reply-To: <20211018114948.16830-1-atrajeev@linux.vnet.ibm.com>
Em Mon, Oct 18, 2021 at 05:19:46PM +0530, Athira Rajeev escreveu:
> Patch set adds PMU registers namely Sampled Instruction Address Register
> (SIAR) and Sampled Data Address Register (SDAR) as part of extended regs
> in PowerPC. These registers provides the instruction/data address and
> adding these to extended regs helps in debug purposes.
>
> Patch 1/2 refactors the existing macro definition of
> PERF_REG_PMU_MASK_300 and PERF_REG_PMU_MASK_31 to make it more
> readable.
> Patch 2/2 includes perf tools side changes to add the SPRs to
> sample_reg_mask to use with -I? option.
Thanks, applied.
- Arnaldo
> Changelog:
> Change from v3 -> v4:
> - Spilt tools side patches separately since kernel side
> changes are in powerpc/next. There is no code wise changes
> from v3.
> Link to previous version:
> https://patchwork.ozlabs.org/project/linuxppc-dev/list/?series=265811&state=*
>
> Kernel patches are taken to powerpc/next:
> [1/4] powerpc/perf: Refactor the code definition of perf reg extended mask
> https://git.kernel.org/powerpc/c/02b182e67482d9167a13a0ff19b55037b70b21ad
> [3/4] powerpc/perf: Expose instruction and data address registers as part of extended regs
> https://git.kernel.org/powerpc/c/29908bbf7b8960d261dfdd428bbaa656275e80f3
>
> Change from v2 -> v3:
> Addressed review comments from Michael Ellerman
> - Fixed the macro definition to use "unsigned long long"
> which otherwise will cause build error with perf on
> 32-bit.
> - Added Reviewed-by from Daniel Axtens for patch3.
>
> Change from v1 -> v2:
> Addressed review comments from Michael Ellerman
> - Refactored the perf reg extended mask value macros for
> PERF_REG_PMU_MASK_300 and PERF_REG_PMU_MASK_31 to
> make it more readable. Also moved PERF_REG_EXTENDED_MAX
> along with enum definition similar to PERF_REG_POWERPC_MAX.
>
> Athira Rajeev (2):
> tools/perf: Refactor the code definition of perf reg extended mask in
> tools side header file
> tools/perf: Add perf tools support to expose instruction and data
> address registers as part of extended regs
>
> .../arch/powerpc/include/uapi/asm/perf_regs.h | 28 ++++++++++++-------
> tools/perf/arch/powerpc/include/perf_regs.h | 2 ++
> tools/perf/arch/powerpc/util/perf_regs.c | 2 ++
> 3 files changed, 22 insertions(+), 10 deletions(-)
>
> --
> 2.33.0
--
- Arnaldo
WARNING: multiple messages have this Message-ID (diff)
From: Arnaldo Carvalho de Melo <acme@kernel.org>
To: Athira Rajeev <atrajeev@linux.vnet.ibm.com>
Cc: maddy@linux.vnet.ibm.com, rnsastry@linux.ibm.com,
linux-perf-users@vger.kernel.org, jolsa@kernel.org,
kjain@linux.ibm.com, linuxppc-dev@lists.ozlabs.org
Subject: Re: [V4 0/2] tools/perf: Add instruction and data address registers to extended regs in powerpc
Date: Tue, 19 Oct 2021 13:30:05 -0300 [thread overview]
Message-ID: <YW7yjZE8LKvgjapw@kernel.org> (raw)
In-Reply-To: <20211018114948.16830-1-atrajeev@linux.vnet.ibm.com>
Em Mon, Oct 18, 2021 at 05:19:46PM +0530, Athira Rajeev escreveu:
> Patch set adds PMU registers namely Sampled Instruction Address Register
> (SIAR) and Sampled Data Address Register (SDAR) as part of extended regs
> in PowerPC. These registers provides the instruction/data address and
> adding these to extended regs helps in debug purposes.
>
> Patch 1/2 refactors the existing macro definition of
> PERF_REG_PMU_MASK_300 and PERF_REG_PMU_MASK_31 to make it more
> readable.
> Patch 2/2 includes perf tools side changes to add the SPRs to
> sample_reg_mask to use with -I? option.
Thanks, applied.
- Arnaldo
> Changelog:
> Change from v3 -> v4:
> - Spilt tools side patches separately since kernel side
> changes are in powerpc/next. There is no code wise changes
> from v3.
> Link to previous version:
> https://patchwork.ozlabs.org/project/linuxppc-dev/list/?series=265811&state=*
>
> Kernel patches are taken to powerpc/next:
> [1/4] powerpc/perf: Refactor the code definition of perf reg extended mask
> https://git.kernel.org/powerpc/c/02b182e67482d9167a13a0ff19b55037b70b21ad
> [3/4] powerpc/perf: Expose instruction and data address registers as part of extended regs
> https://git.kernel.org/powerpc/c/29908bbf7b8960d261dfdd428bbaa656275e80f3
>
> Change from v2 -> v3:
> Addressed review comments from Michael Ellerman
> - Fixed the macro definition to use "unsigned long long"
> which otherwise will cause build error with perf on
> 32-bit.
> - Added Reviewed-by from Daniel Axtens for patch3.
>
> Change from v1 -> v2:
> Addressed review comments from Michael Ellerman
> - Refactored the perf reg extended mask value macros for
> PERF_REG_PMU_MASK_300 and PERF_REG_PMU_MASK_31 to
> make it more readable. Also moved PERF_REG_EXTENDED_MAX
> along with enum definition similar to PERF_REG_POWERPC_MAX.
>
> Athira Rajeev (2):
> tools/perf: Refactor the code definition of perf reg extended mask in
> tools side header file
> tools/perf: Add perf tools support to expose instruction and data
> address registers as part of extended regs
>
> .../arch/powerpc/include/uapi/asm/perf_regs.h | 28 ++++++++++++-------
> tools/perf/arch/powerpc/include/perf_regs.h | 2 ++
> tools/perf/arch/powerpc/util/perf_regs.c | 2 ++
> 3 files changed, 22 insertions(+), 10 deletions(-)
>
> --
> 2.33.0
--
- Arnaldo
next prev parent reply other threads:[~2021-10-19 16:30 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-18 11:49 [V4 0/2] tools/perf: Add instruction and data address registers to extended regs in powerpc Athira Rajeev
2021-10-18 11:49 ` Athira Rajeev
2021-10-18 11:49 ` [V4 1/2] tools/perf: Refactor the code definition of perf reg extended mask in tools side header file Athira Rajeev
2021-10-18 11:49 ` Athira Rajeev
2021-10-18 11:49 ` [V4 2/2] tools/perf: Add perf tools support to expose instruction and data address registers as part of extended regs Athira Rajeev
2021-10-18 11:49 ` Athira Rajeev
2021-10-19 16:30 ` Arnaldo Carvalho de Melo [this message]
2021-10-19 16:30 ` [V4 0/2] tools/perf: Add instruction and data address registers to extended regs in powerpc Arnaldo Carvalho de Melo
2021-10-21 2:52 ` Athira Rajeev
2021-10-21 2:52 ` Athira Rajeev
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YW7yjZE8LKvgjapw@kernel.org \
--to=acme@kernel.org \
--cc=atrajeev@linux.vnet.ibm.com \
--cc=jolsa@kernel.org \
--cc=kjain@linux.ibm.com \
--cc=linux-perf-users@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=maddy@linux.vnet.ibm.com \
--cc=mpe@ellerman.id.au \
--cc=rnsastry@linux.ibm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.