From: Rob Herring <robh@kernel.org>
To: qinjian <qinjian@cqplus1.com>
Cc: tglx@linutronix.de, maz@kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/4] dt-bindings: interrupt-controller: Add bindings for SP7021 interrupt controller
Date: Fri, 22 Oct 2021 18:25:44 -0500 [thread overview]
Message-ID: <YXNIeDB8NdEmb41o@robh.at.kernel.org> (raw)
In-Reply-To: <20211022060737.281116-1-qinjian@cqplus1.com>
On Fri, Oct 22, 2021 at 02:07:37PM +0800, qinjian wrote:
> Add documentation to describe Sunplus SP7021 interrupt controller bindings.
>
> Signed-off-by: qinjian <qinjian@cqplus1.com>
> ---
> .../sunplus,sp7021-intc.yaml | 69 +++++++++++++++++++
> MAINTAINERS | 2 +
> .../interrupt-controller/sp7021-intc.h | 24 +++++++
> 3 files changed, 95 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml
> create mode 100644 include/dt-bindings/interrupt-controller/sp7021-intc.h
>
> diff --git a/Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml
> new file mode 100644
> index 000000000..73719f65b
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml
> @@ -0,0 +1,69 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +# Copyright (C) Sunplus Co., Ltd. 2021
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/interrupt-controller/sunplus,sp7021-intc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Sunplus SP7021 SoC Interrupt Controller Device Tree Bindings
> +
> +maintainers:
> + - Qin Jian <qinjian@cqplus1.com>
> +
> +properties:
> + compatible:
> + items:
> + - const: sunplus,sp7021-intc
> +
> + interrupt-controller: true
> +
> + "#interrupt-cells":
> + const: 2
Looks like cell 1 is more than just 0-N hw irq numbers, so please
describe the format of the cell.
> +
> + reg:
> + maxItems: 1
> +
> + interrupts:
> + description:
> + Interrupts references to primary interrupt controller
How many?
> +
> + ext0-mask:
> + description:
> + cpu affinity of EXT_INT0.
> + $ref: "/schemas/types.yaml#/definitions/uint32"
> + minimum: 1
> + maximum: 16
> +
> + ext1-mask:
> + description:
> + cpu affinity of EXT_INT1.
> + $ref: "/schemas/types.yaml#/definitions/uint32"
> + minimum: 1
> + maximum: 16
These need a vendor prefix.
This assumes the DT cpu numbering is 0-N which isn't the case on all
architectures (Arm specifically).
> +
> +required:
> + - compatible
> + - interrupt-controller
> + - "#interrupt-cells"
> + - reg
> + - interrupts
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> + intc: interrupt-controller@9c000780 {
> + compatible = "sunplus,sp7021-intc";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> + reg = <0x9c000780 0x80>, <0x9c000a80 0x80>;
> + interrupt-parent = <&gic>;
> + interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, /* EXT_INT0 */
> + <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; /* EXT_INT1 */
> + ext0-mask = <0xf>; /* core0-3 */
> + ext1-mask = <0xe>; /* core1-3 */
> + };
> +
> +...
> diff --git a/MAINTAINERS b/MAINTAINERS
> index 7a78b1bbe..065da0846 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -2660,6 +2660,8 @@ M: Qin Jian <qinjian@cqplus1.com>
> L: linux-arm-kernel@lists.infradead.org (moderated for mon-subscribers)
> S: Maintained
> F: Documentation/devicetree/bindings/arm/sunplus,sp7021.yaml
> +F: Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml
> +F: include/dt-bindings/interrupt-controller/sp7021-intc.h
>
> ARM/Synaptics SoC support
> M: Jisheng Zhang <Jisheng.Zhang@synaptics.com>
> diff --git a/include/dt-bindings/interrupt-controller/sp7021-intc.h b/include/dt-bindings/interrupt-controller/sp7021-intc.h
> new file mode 100644
> index 000000000..8f36e262e
> --- /dev/null
> +++ b/include/dt-bindings/interrupt-controller/sp7021-intc.h
> @@ -0,0 +1,24 @@
> +/* SPDX-License-Identifier: GPL-2.0 */
Dual license please.
> +/*
> + * Copyright (C) Sunplus Technology Co., Ltd.
> + * All rights reserved.
> + *
> + *
> + * This header provides constants for the SP7021 INTC
> + */
> +
> +#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_SP7021_INTC_H
> +#define _DT_BINDINGS_INTERRUPT_CONTROLLER_SP7021_INTC_H
> +
> +#include <dt-bindings/interrupt-controller/irq.h>
> +
> +/*
> + * Interrupt specifier cell 1.
> + * The flags in irq.h are valid, plus those below.
> + */
> +#define SP_INTC_EXT_INT0 0x00000
> +#define SP_INTC_EXT_INT1 0x01000
> +#define SP_INTC_EXT_INT_MASK 0xff000
> +#define SP_INTC_EXT_INT_SHFIT 12
> +
> +#endif
> --
> 2.33.1
>
>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org>
To: qinjian <qinjian@cqplus1.com>
Cc: tglx@linutronix.de, maz@kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/4] dt-bindings: interrupt-controller: Add bindings for SP7021 interrupt controller
Date: Fri, 22 Oct 2021 18:25:44 -0500 [thread overview]
Message-ID: <YXNIeDB8NdEmb41o@robh.at.kernel.org> (raw)
In-Reply-To: <20211022060737.281116-1-qinjian@cqplus1.com>
On Fri, Oct 22, 2021 at 02:07:37PM +0800, qinjian wrote:
> Add documentation to describe Sunplus SP7021 interrupt controller bindings.
>
> Signed-off-by: qinjian <qinjian@cqplus1.com>
> ---
> .../sunplus,sp7021-intc.yaml | 69 +++++++++++++++++++
> MAINTAINERS | 2 +
> .../interrupt-controller/sp7021-intc.h | 24 +++++++
> 3 files changed, 95 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml
> create mode 100644 include/dt-bindings/interrupt-controller/sp7021-intc.h
>
> diff --git a/Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml
> new file mode 100644
> index 000000000..73719f65b
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml
> @@ -0,0 +1,69 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +# Copyright (C) Sunplus Co., Ltd. 2021
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/interrupt-controller/sunplus,sp7021-intc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Sunplus SP7021 SoC Interrupt Controller Device Tree Bindings
> +
> +maintainers:
> + - Qin Jian <qinjian@cqplus1.com>
> +
> +properties:
> + compatible:
> + items:
> + - const: sunplus,sp7021-intc
> +
> + interrupt-controller: true
> +
> + "#interrupt-cells":
> + const: 2
Looks like cell 1 is more than just 0-N hw irq numbers, so please
describe the format of the cell.
> +
> + reg:
> + maxItems: 1
> +
> + interrupts:
> + description:
> + Interrupts references to primary interrupt controller
How many?
> +
> + ext0-mask:
> + description:
> + cpu affinity of EXT_INT0.
> + $ref: "/schemas/types.yaml#/definitions/uint32"
> + minimum: 1
> + maximum: 16
> +
> + ext1-mask:
> + description:
> + cpu affinity of EXT_INT1.
> + $ref: "/schemas/types.yaml#/definitions/uint32"
> + minimum: 1
> + maximum: 16
These need a vendor prefix.
This assumes the DT cpu numbering is 0-N which isn't the case on all
architectures (Arm specifically).
> +
> +required:
> + - compatible
> + - interrupt-controller
> + - "#interrupt-cells"
> + - reg
> + - interrupts
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> + intc: interrupt-controller@9c000780 {
> + compatible = "sunplus,sp7021-intc";
> + interrupt-controller;
> + #interrupt-cells = <2>;
> + reg = <0x9c000780 0x80>, <0x9c000a80 0x80>;
> + interrupt-parent = <&gic>;
> + interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, /* EXT_INT0 */
> + <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; /* EXT_INT1 */
> + ext0-mask = <0xf>; /* core0-3 */
> + ext1-mask = <0xe>; /* core1-3 */
> + };
> +
> +...
> diff --git a/MAINTAINERS b/MAINTAINERS
> index 7a78b1bbe..065da0846 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -2660,6 +2660,8 @@ M: Qin Jian <qinjian@cqplus1.com>
> L: linux-arm-kernel@lists.infradead.org (moderated for mon-subscribers)
> S: Maintained
> F: Documentation/devicetree/bindings/arm/sunplus,sp7021.yaml
> +F: Documentation/devicetree/bindings/interrupt-controller/sunplus,sp7021-intc.yaml
> +F: include/dt-bindings/interrupt-controller/sp7021-intc.h
>
> ARM/Synaptics SoC support
> M: Jisheng Zhang <Jisheng.Zhang@synaptics.com>
> diff --git a/include/dt-bindings/interrupt-controller/sp7021-intc.h b/include/dt-bindings/interrupt-controller/sp7021-intc.h
> new file mode 100644
> index 000000000..8f36e262e
> --- /dev/null
> +++ b/include/dt-bindings/interrupt-controller/sp7021-intc.h
> @@ -0,0 +1,24 @@
> +/* SPDX-License-Identifier: GPL-2.0 */
Dual license please.
> +/*
> + * Copyright (C) Sunplus Technology Co., Ltd.
> + * All rights reserved.
> + *
> + *
> + * This header provides constants for the SP7021 INTC
> + */
> +
> +#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_SP7021_INTC_H
> +#define _DT_BINDINGS_INTERRUPT_CONTROLLER_SP7021_INTC_H
> +
> +#include <dt-bindings/interrupt-controller/irq.h>
> +
> +/*
> + * Interrupt specifier cell 1.
> + * The flags in irq.h are valid, plus those below.
> + */
> +#define SP_INTC_EXT_INT0 0x00000
> +#define SP_INTC_EXT_INT1 0x01000
> +#define SP_INTC_EXT_INT_MASK 0xff000
> +#define SP_INTC_EXT_INT_SHFIT 12
> +
> +#endif
> --
> 2.33.1
>
>
next prev parent reply other threads:[~2021-10-22 23:27 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-22 6:07 [PATCH 2/4] dt-bindings: interrupt-controller: Add bindings for SP7021 interrupt controller qinjian
2021-10-22 6:07 ` qinjian
2021-10-22 14:03 ` Rob Herring
2021-10-22 14:03 ` Rob Herring
2021-10-22 23:25 ` Rob Herring [this message]
2021-10-22 23:25 ` Rob Herring
2021-10-23 9:05 ` Marc Zyngier
2021-10-23 9:05 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YXNIeDB8NdEmb41o@robh.at.kernel.org \
--to=robh@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maz@kernel.org \
--cc=qinjian@cqplus1.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.