From: Vinod Koul <vkoul@kernel.org>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: "Andy Gross" <agross@kernel.org>,
"Bjorn Andersson" <bjorn.andersson@linaro.org>,
"Rob Herring" <robh+dt@kernel.org>,
"Kishon Vijay Abraham I" <kishon@ti.com>,
"Stanimir Varbanov" <svarbanov@mm-sol.com>,
"Lorenzo Pieralisi" <lorenzo.pieralisi@arm.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Wilczyński" <kw@linux.com>,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-phy@lists.infradead.org
Subject: Re: [PATCH v4 03/10] phy: qcom-qmp: Add SM8450 PCIe0 PHY support
Date: Sat, 18 Dec 2021 11:26:13 +0530 [thread overview]
Message-ID: <Yb13/fIR1vaaWIZB@matsya> (raw)
In-Reply-To: <20211214225846.2043361-4-dmitry.baryshkov@linaro.org>
On 15-12-21, 01:58, Dmitry Baryshkov wrote:
> There are two different PCIe PHYs on SM8450, one having one lane (v5)
> and another with two lanes (v5.20). This commit adds support for the
> first PCIe phy only, support for the second PCIe PHY is coming in next
> commits.
Applied to phy-next, thanks
--
~Vinod
WARNING: multiple messages have this Message-ID (diff)
From: Vinod Koul <vkoul@kernel.org>
To: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Cc: "Andy Gross" <agross@kernel.org>,
"Bjorn Andersson" <bjorn.andersson@linaro.org>,
"Rob Herring" <robh+dt@kernel.org>,
"Kishon Vijay Abraham I" <kishon@ti.com>,
"Stanimir Varbanov" <svarbanov@mm-sol.com>,
"Lorenzo Pieralisi" <lorenzo.pieralisi@arm.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Krzysztof Wilczyński" <kw@linux.com>,
linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-phy@lists.infradead.org
Subject: Re: [PATCH v4 03/10] phy: qcom-qmp: Add SM8450 PCIe0 PHY support
Date: Sat, 18 Dec 2021 11:26:13 +0530 [thread overview]
Message-ID: <Yb13/fIR1vaaWIZB@matsya> (raw)
In-Reply-To: <20211214225846.2043361-4-dmitry.baryshkov@linaro.org>
On 15-12-21, 01:58, Dmitry Baryshkov wrote:
> There are two different PCIe PHYs on SM8450, one having one lane (v5)
> and another with two lanes (v5.20). This commit adds support for the
> first PCIe phy only, support for the second PCIe PHY is coming in next
> commits.
Applied to phy-next, thanks
--
~Vinod
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
next prev parent reply other threads:[~2021-12-18 5:56 UTC|newest]
Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-12-14 22:58 [PATCH v4 00/10] qcom: add support for PCIe0 on SM8450 platform Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 01/10] dt-bindings: pci: qcom: Document PCIe bindings for SM8450 Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-15 21:37 ` Rob Herring
2021-12-15 21:37 ` Rob Herring
2021-12-15 21:37 ` Rob Herring
2021-12-15 21:37 ` Rob Herring
2021-12-14 22:58 ` [PATCH v4 02/10] dt-bindings: phy: qcom,qmp: Add SM8450 PCIe PHY bindings Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 02/10] dt-bindings: phy: qcom, qmp: " Dmitry Baryshkov
2021-12-15 21:37 ` [PATCH v4 02/10] dt-bindings: phy: qcom,qmp: " Rob Herring
2021-12-15 21:37 ` [PATCH v4 02/10] dt-bindings: phy: qcom, qmp: " Rob Herring
2021-12-18 5:55 ` [PATCH v4 02/10] dt-bindings: phy: qcom,qmp: " Vinod Koul
2021-12-18 5:55 ` [PATCH v4 02/10] dt-bindings: phy: qcom, qmp: " Vinod Koul
2021-12-14 22:58 ` [PATCH v4 03/10] phy: qcom-qmp: Add SM8450 PCIe0 PHY support Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-18 5:56 ` Vinod Koul [this message]
2021-12-18 5:56 ` Vinod Koul
2021-12-14 22:58 ` [PATCH v4 04/10] PCI: qcom: Remove redundancy between qcom_pcie and qcom_pcie_cfg Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 05/10] PCI: qcom: Add ddrss_sf_tbu flag Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 06/10] PCI: qcom: Add SM8450 PCIe support Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 07/10] arm64: dts: qcom: sm8450: add PCIe0 PHY node Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 08/10] arm64: dts: qcom: sm8450: add PCIe0 RC device Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 09/10] arm64: dts: qcom: sm8450-qrd: enable PCIe0 PHY device Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
2021-12-14 22:58 ` [PATCH v4 10/10] arm64: dts: qcom: sm8450-qrd: enable PCIe0 host Dmitry Baryshkov
2021-12-14 22:58 ` Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Yb13/fIR1vaaWIZB@matsya \
--to=vkoul@kernel.org \
--cc=agross@kernel.org \
--cc=bhelgaas@google.com \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=kishon@ti.com \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-phy@lists.infradead.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=robh+dt@kernel.org \
--cc=svarbanov@mm-sol.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.